

AC '97 and HD Audio SoundMAX Codec

AD1986A

FEATURES

Supports both AC '97 and HD audio interfaces 6 DAC channels for 5.1 surround S/PDIF output Integrated headphone amplifiers Variable rate audio Double rate audio (F_s = 96 kHz) Greater than 90 dB dynamic range 20-bit resolution on all DACs 20-bit resolution on all ADCs Line-level mono phone input High quality differential CD input Selectable MIC input with preamp **AUX and line-in stereo inputs** External amplifier power down (EAPD) **Power management modes** Jack sensing and device identification 48-lead LQFP package

ENHANCED FEATURES

Integrated parametric speaker equalizer Stereo microphone with up to 30 dB gain boost Integrated PLL for system clocking Variable sample rate: 7 kHz to 96 kHz 7 kHz to 48 kHz in 1 Hz increments 96 kHz for double rate audio Jack sense with autotopology switching Jack presence detection on up to 8 jacks Three software-controlled microphone bias signals Software-enabled outputs for jack sharing Auto-down mix and channel spreading Microphone-to-mono output for speakerphone Stereo microphone pass-through to mixer Built-in microphone/center/LFE/line-in sharing Built-in SURROUND/LINE_IN sharing Center/LFE swapping supporting all vendor speakers Microphone left/right swapping Reduced support component count General-purpose digital output pin (GPO) LINE_OUT and HP_OUT, headphone drive on both

TABLE OF CONTENTS

Functional Block Diagram4
Specifications
Absolute Maximum Ratings9
Environmental Conditions
ESD Caution
Pin Configuration And Function Description10
AC'97 Registers12
HD Audio Widgets14
AC '97 Register Details21
Reset (Register 0x00)21
Master Volume (Register 0x02)
Headphone Volume (Register 0x04)22
Mono Volume (Register 0x06)
PC Beep (Register 0x0A)23
Phone Volume (Register 0x0C)
Microphone Volume (Register 0x0E)
Line_In Volume (Register 0x10)25
CD Volume (Register 0x12)25
AUX Volume (Register 0x16)
Front DAC Volume (Register 0x18)
ADC Select (Register 0x1A)27
ADC Volume (Register 0x1C)
General-Purpose (Register 0x20)
Audio Int and Paging (Register 0x24)29
Power-Down Ctrl/Stat (Register 0x26)30
Extended Audio ID (Register 0x28)31
Ext'd Audio Stat/Ctrl (Register 0x2A)32
Front DAC PCM Rate (Register 0x2C)

Surround DAC PCM Rate (Register 0x2E)
C/LFE DAC PCM Rate (Register 0x30)
ADC PCM Rate (Register 0x32)34
C/LFE DAC Volume (Register 0x36)
Surround DAC Volume (Register 0x38)35
SPDIF Control (Register 0x3A)
EQ Control Register (Register 0x60)
EQ Data Register (Register 0x62)
Misc Control Bits 2 (Register 0x70)
Jack Sense (Register 0x72)
Serial Configuration (Register 0x74)
Misc Control Bits 1 (Register 0x76)
Advanced Jack Sense (Register 0x78)45
Misc Control Bits 3 (Register 0x7A)45
Vendor ID Registers (Register 0x7C to 0x7E)47
Codec Class/Revision Register (Register 0x60) 47
PCI Subsystem Vendor ID Register (Register 0x62, Page 01)48
PCI Subsystem Device ID Register (Register 0x64, Page 01) 48
Function Select Register (Register 0x66, Page 01) 49
Information and I/O Register (Register 0x68, Page 01) 50
Sense Register (Register 0x6A, Page 01)51
Jack Presence Detection
Audio Jack Styles (NC/NO)53
Microphone Selection/Mixing
Outline Dimensions
Ordering Guide 55

REVISION HISTORY

4/05—Revision 0: Initial Version

NOTES


REDUCED SUPPORT COMPONENTS

The AD1986A includes many improvements that reduce external support components for particular applications.

- Multiple Microphone Sourcing: The MIC_1/2, LINE_IN and C/LFE pins can all be selected as sources for microphone input (boost amplifier).
- Multiple VREF_OUT Pins: Each microphone-capable pin group (MIC_1/2, LINE_IN and C/LFE) has separate, software controllable VREF_OUT pins, reducing the need for external biasing components.
- Internal Microphone Mixing: Any combination of the MIC_1/2, LINE_IN and C/LFE pins can be summed to produce the microphone input. This removes the need for external mixing components in applications that externally mix microphone sources.

- Advanced Jack Presence Detection: Using two codec pins, eight resistors and isolated switch jacks, the AD1986A can detect jack insertion on eight separate jacks.
- Internal Microphone/Line In/C/LFE Sharing: On systems that share the microphone with the C/LFE jack no external components are required. The microphone selector can select the LINE_IN pins when the microphone and line input devices are swapped.
- Internal Line In/Microphone/Surround Sharing: On systems that share the line in with the surround jack no external components are required.
- **Dual Headphone Amplifiers:** The AD1986A can drive headphones out of the HP_OUT or LINE_OUT pins.

FUNCTIONAL BLOCK DIAGRAM



SPECIFICATIONS

Test conditions, unless otherwise noted.

Table 1.

Parameter	Тур	Unit
Temperature	25	°C
Digital Supply (DV _{DD})	$3.3 \pm 10\%$	V
Analog Supply (AV _{DD})	5.0 ± 10%	V
Sample Rate (F _s)	48	kHz
Input Signal	1.0	kHz
Analog Output Pass Band	20 Hz-20 kHz	
V _{IH}	2.0	V
V_{lL}	0.8	V
V_{IH}	2.4	V
V_{IL}	0.6	V

DAC Test Conditions

Calibrated Output -3 dB Relative to Full Scale $10~\mathrm{k}\Omega$ Output Load: Line (Surround), Mono $32~\Omega$ Output Load: Headphone $2~\mathrm{k}\Omega$ Output Load: Center, LFE

ADC Test Conditions

Calibrated 0 dB PGA Gain Input –3.0 dB Relative to Full Scale

Table 2. Analog Input

Input Voltage	Min	Тур	Max	Unit
MIC_1/2, LINE_IN, CD, AUX, PHONE_IN (No Preamp)		1		Vrms ¹
C/LFE and SURROUND (When Used as Inputs)		2.83		V p-p
MIC_1/2, LINE_IN, C/LFE With 30 dB Preamp		0.032		Vrms
		0.089		V p-p
MIC_1/2, LINE_IN, C/LFE With 20 dB Preamp		0.1		Vrms
		0.283		V p-p
MIC_1/2, LINE_IN, C/LFE With 10 dB Preamp		0.316		Vrms
		0.894		V p-p
Input Impedance ²		20		kΩ
Input Capacitance ²		5	7.5	pF

¹ RMS values assume sine wave input.

Table 3. Master Volume

Parameter	Min	Тур	Max	Unit
Step Size (LINE_OUT, HP Out, Mono Out, SURROUND, CENTER, LFE)		-1.5		dB
Output Attenuation Range (0 dB to –46.5 dB)		-46.5		dB
Mute Attenuation of 0 dB Fundamental ²	-80			dB

Table 4. Programmable Gain Amplifier—ADC

Parameter	Min	Тур	Max	Unit
Step Size		1.5		dB
PGA Gain Range Span (0 dB to 22.5 dB)		22.5		dB

² Guaranteed by design, not production tested.

Table 5. Analog Mixer—Input Gain/Amplifiers/Attenuators

Parameter	Min	Тур	Max	Unit
Signal-to-Noise Ratio (SNR)				
CD to LINE_OUT		90		dB
LINE, AUX, PHONE to LINE_OUT ¹		88		dB
MIC_1 or MIC_2 to LINE_OUT ¹		80		dB
Step Size: All Mixer Inputs (Except PC Beep)		-1.5		dB
Step Size: PC Beep		-3.0		dB
Input Gain/Attenuation Range: All Mixer Inputs (+12 dB to −34.5 dB)		-46.5		dB

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design, not production tested.

Table 6. Digital Decimation and Interpolation Filters¹

Parameter	Min T	yp Max l	Unit
Pass Band	0	0.4 × F _s H	Hz
Pass-Band Ripple		±0.09	dB
Transition Band	$0.4 \times F_S$	$0.6 \times F_S$	Hz
Stop Band	$0.6 \times F_S$	∞	Hz
Stop-Band Rejection	–74		dB
Group Delay	1	6/Fs S	S
Group Delay Variation Over Pass Band	0	·	μs

Table 7. Analog-to-Digital Converters

Parameter	Min	Тур	Max	Unit
Resolution		20		Bits
Total Harmonic Distortion (THD)		-95		dB
Dynamic Range (–60 dB Input, THD + N Referenced to Full Scale, A-Weighted)		-85		dB
Crosstalk: Line Inputs (Input L, Ground R, Read R; Input R, Ground L, Read L)		-80		dB
Crosstalk: LINE_IN to Other Inputs		-100	-80	dB
Gain Error (Full-Scale Span Relative to Nominal Input Voltage)		±10		%
Interchannel Gain Mismatch (Difference of Gain Errors)			±0.5	dB
ADC Offset Error			±5	mV

Table 8. Digital-to-Analog Converters

Parameter	Min	Тур	Max	Unit
Resolution		20/24		Bits
Total Harmonic Distortion (LINE_OUT Drive)		-92		dB
Total Harmonic Distortion (HP_OUT)		-75		dB
Dynamic Range (-60 dB Input, THD + N Referenced to Full-Scale, A-Weighted)		91		dB
Gain Error (Full-Scale Span Relative to Nominal Input Voltage)		±10		%
Interchannel Gain Mismatch (Difference of Gain Errors)			±0.7	dB
DAC Crosstalk ¹ (Input L, Zero R, Read R_OUT; Input R, Zero L, Read L_OUT)			-80	dB

¹ Guaranteed by design, not production tested.

Table 9. Analog Output

Parameter	Min	Тур	Max	Unit
FULL-SCALE OUTPUT VOLTAGE: SURROUND, CENTER/LFE, MONO_OUT		1		VRMS
		2.83		V p-p
Output Impedance ¹		300		Ω
External Load Impedance ¹	10			kΩ
Output Capacitance ¹		15		pF
External Load Capacitance			1,000	pF
FULL-SCALE OUTPUT VOLTAGE: HP_OUT, LINE_OUT		1		VRMS
		2.83		V p-p
Output Impedance ¹			1	Ω
External Load Impedance ¹	32			Ω
Output Capacitance ¹		15		pF
External Load Capacitance ¹			1,000	pF
VREF_FILT	2.050	2.250	2.450	V
VREF_OUT(MIC, C/LFE, LIN) (xVREF [2:0] = 001)		2.250		٧
$(xVREF [2:0] = 100, A_{VDD} = 5.0 V)$		3.700		V
(xVREF [2:0] = 010)		0.0		V
Current Drive			5	mA
Mute Click (Muted Output, Unmuted Midscale DAC Output)		±5		mV

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design, not production tested.

Table 10. Static Digital Specifications—AC '97

Parameter	Min	Тур	Max	Unit
High Level Input Voltage (V _{IH}), Digital Inputs	0.65 × DV _{DD}			V
Low Level Input Voltage (V _{IL})			$0.35 \times DV_{DD}$	V
High Level Output Voltage (V _{OH}), I _{OH} = 2 mA	$0.90 \times DV_{DD}$			V
Low Level Output Voltage (V_{OL}), $I_{OL} = 2 \text{ mA}$			$0.10 \times DV_{DD}$	V
Input Leakage Current	-10		10	μΑ
Output Leakage Current	-10		10	μΑ
Input/Output Pin Capacitance			7.5	pF

Table 11. Power Supply (Quiescent State)

Parameter	Min	Тур	Max	Unit
Power Supply Range—Analog (AV _{DD}) ± 10%	4.5		5.5	V
Power Supply Range—Digital (DV _{DD}) ± 10%	2.97		3.63	V
Power Dissipation—Analog (AVDD)/Digital (DVDD)		365/171.6		mW
Analog Supply Current—Analog (AV _{DD})		62.0		mA
Digital Supply Current—Digital (DV _{DD})		53.2		mA
Power Supply Rejection (100 mV p–p Signal @ 1 kHz)		40		dB

Table 12. Power-Down States—AC '97 (Quiescent State)

Parameter	Set Bits	AV _{DD} Typ	DV _{DD} Typ	Unit
ADC	PRO	53.0	45.7	mA
FRONT DAC	PR1	53.7	47.7	mA
CENTER DAC	PRI	62.0	53.2	mA
SURROUND DAC	PRJ	53.5	47.1	mA
LFE DAC	PRK	62.0	52.8	mA
ADC + ALL DACs	PR1, PR0, PRI, PRJ, PRK	27.0	14.5	mA
Mixer	PR2	36.6	53.2	mA
ADC + Mixer	PR2, PR0	27.6	45.7	mA
ALL DACs + Mixer	PR2, PR1, PRI, PRJ, PRK	12.6	33.0	mA
ADC + ALL DACs + Mixer	PR2, PR1, PR0, PRI, PRJ, PRK	2.4	14.5	mA
Standby	PR5, PR4, PR3, PR2, PR1(IJK), PR0	0.0	0.05	mA
Headphone Standby	PR6	55.0	53.2	mA
LINE_OUT HP Standby	LOHPEN = 0	62.0	53.2	mA

Table 13. Clock Specifications

Parameter	Min	Тур	Max	Unit
Input Clock Frequency (Reference Clock Mode)		14.31818	3	MHz
		48.000		MHz
Recommended Clock Duty Cycle	40	50	60	%

ABSOLUTE MAXIMUM RATINGS

Table 14.

Power Supply	Min	Max	Unit
Digital (DV _{DD})	-0.3	+3.6	V
Analog (AV _{DD})	-0.3	+6.0	V
Input Current (Except Supply Pins)		±10.0	mA
Analog Input Voltage (Signal Pins)	-0.3	$AV_{DD} + 0.3$	V
Digital Input Voltage (Signal Pins)	-0.3	$DV_{DD} + 0.3$	V
Ambient Temperature (Operating)			°C
Commercial	0	+70	
Industrial	-40	+85	
Storage Temperature	-65	+150	°C

Stresses greater than those listed under Absolute Maximum Ratings can cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.

ENVIRONMENTAL CONDITIONS

Ambient Temperature Rating

 $T_{AMB} = T_{CASE} - (PD \times \theta_{CA})$

 T_{CASE} = case temperature in °C

PD = power dissipation in W

 θ_{CA} = thermal resistance (case-to-ambient)

 θ_{JA} = thermal resistance (junction-to-ambient)

 θ_{JC} = thermal resistance (junction-to-case)

Table 15. Thermal Resistance

Package	$oldsymbol{ heta}_{JA}$	θις	θ_{CA}
LQFP	48°C/W	17°C/W	31°C/W
LFCSP	47°C/W	15°C/W	32°C/W

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTION




Table 16. Pin Function Descriptions

Mnemonic	Pin Number	Input/Ouput	Description
AC '97CK	2	I	External Clock In (14.31818 MHz) for AC '97 Operation. Clock or DVSS must be stable before reset deasserts. Tied to digital ground for HD audio operation.
SDATA_OUT	5	1	Link Serial Data Output. Input Stream.
BIT_CLK	6	I/O	Link Bit Clock, 12.288 MHz Serial Data Clock Output for AC '97, 24 MHz Input for HD Audio.
SDATA_IN	8	I/O	Link Serial Data Input. Output stream.
SYNC	10	1	Link Frame Sync.
RESET	11	1	Link Reset, Master Hardware Reset.

Table 17. Digital Input/Output

	Pin	Input/	
Mnemonic	Number	Output	Description
S/PDIF_OUT	48	0	S/PDIF Output.
EAPD	47	0	External Amplifier Power-Down Output. In HD audio mode this is part of LINE_OUT widget.
GPO	3	0	General-Purpose Output Pin. A digital signal that can be used to control external circuitry.

Table 18. Jack Sense

Mnemonic	Pin Number	Input/Ouput	Description
JACK_SENSE_A	16	1	JackSense 0–3 Input.
JACK_SENSE_B	17	1	Jack Sense 4–7 Input.

Table 19. Analog Input/Output

	Pin	Input/	
Mnemonic	Number	Ouput	Description
PCBEEP	12	1	Analog PC Beep Input. Routed to all output capable pins when RESET is asserted.
PHONE_IN	13	1	Mono Line Level Input.
AUX_L	14	1	Auxiliary Left Channel Input.
AUX_R	15	1	Auxiliary Right Channel Input.
CD_L	18	1	CD-Audio-Left Channel.
CD_GND	19	1	CD-Audio-Analog-Ground-Reference (for Differential CD Input).
CD_R	20	1	CD-Audio-Right Channel.
MIC_1	21	1	Microphone 1 or Line-In-Left Input (See LISEL Bits in Register 0x76).
MIC_2	22	1	Microphone 2 or Line-In-Right Input (See LISEL Bits in Register 0x76).
LINE_IN_L	23	1	Line-In-Left Channel or Microphone 1 Input (See OMS Bits in Register 0x74).
LINE_IN_R	24	1	Line-In-Right Channel or Microphone 2 Input (See OMS Bits in Register 0x74).
CENTER_OUT	31	I/O	Center-Channel Output or Microphone 1 Input (See OMS Bits in Register 0x74).
LFE_OUT	32	I/O	Low-Frequency-Enhanced Output or Microphone 2 Input (See OMS Bits in Register 0x74).
HEADPHONE_L	39	0	Headphone-Out-Left Channel (See HPSEL Bits in Register 0x76).
HEADPHONE_R	41	0	Headphone-Out-Right Channel (See HPSEL Bits in Register 0x76).
LINE_OUT_L	43	0	Line-Out (Front)—Left Channel (See LOSEL Bit in Register 0x76) (HP Drive-Capable).
LINE_OUT_R	45	0	Line-Out (Front)—Right Channel (See LOSEL Bit in Register 0x76) (HP Drive-Capable).
MONO_OUT	37	0	Mono Output to Telephony Subsystem Speakerphone.
SURR_OUT_L	35	I/O	Surround-Left Channel Output or Line-In-Left Input (See LISEL and SOSEL Bits in Register 0x76).
SURR_OUT_R	36	I/O	Surround-Right Channel Output or Line-In-Right Input (See LISEL and SOSEL Bits in Register 0x76).

Table 20. Filter/Reference

Mnemonic	Pin Number	Input/ Ouput	Description
VREF_FILT	27	0	Voltage Reference Filter.
VREF_OUT (MIC)	28	0	Programmable Voltage Reference Output (Intended for MIC Bias on the MIC_1/2 Channels).
VREF_OUT (LINE_IN)	29	0	Programmable Voltage Reference Output (Intended for MIC Bias on the LINE_IN Channels).
VREF_OUT (C/LFE)	33	0	Programmable Voltage Reference Output (Intended for MIC Bias on the C/LFE Channels).

Table 21. Power and Ground

		Input/	
Mnemonic	Pin Number	Ouput	Description
DV_DD	1, 9	N/A	Digital Supply Voltage (3.3 V).
DV_SS	4, 7	N/A	Digital Supply Return (Ground).
AV_DD	25, 34, 38, 42, 46	N/A	Analog Supply Voltage (5.0 V). AVDD supplies should be well filtered because supply noise will degrade performance.
AV_SS	26, 30, 40, 44	N/A	Analog Supply Return (Ground).

AC'97 REGISTERS

Table 22. Register Map

	c 22. Register Ma		I	I				I	I					I				
0x00	Name Reset	D15 x	D14 SE4	D13 SE3	D12 SE2	D11 SE1	D10 SE0	D9 ID9	D8 ID8	D7 ID7	D6 ID6	D5 ID5	D4 ID4	D3 ID3	D2 ID2	D1 ID1	D0 ID0	Default 0x0290
0x00	Master Volume	x LM	X	X	LV4	LV3	LV2	LV1	LV0	RM	x	x	RV4	RV3	RV2	RV1	RV0	0x8080
0x02	Master Volume	LIVI	^	^	LV4	LV3	LVZ	LVI	LVU	LIVI	×	^	NV4	NV3	NV2	INV I	NVU	0.0000
0x04	Headphones Volume	LM	х	х	LV4	LV3	LV2	LV1	LV0	RM	x	х	RV4	RV3	RV2	RV1	RV0	0x8080
0x06	Mono Volume	М	x	x	x	x	x	x	x	х	x	х	V4	V2	V2	V1	V0	0x8000
0x0A	PC Beep	М	A/DS	x	F7	F6	F5	F4	F3	F2	F1	F0	V3	V2	V1	V0	x	0x8000
0x0C	Phone Volume	М	х	х	x	x	x	x	x	x	x	х	V4	V3	V2	V1	V0	0x8008
0x0E	Microphone Volume	LM	x	x	LV4	LV3	LV2	LV1	LV0	RM	M20	x	RV4	RV3	RV2	RV1	RV0	0x8888
0x10	Line In Volume	LM	x	x	LV4	LV3	LV2	LV1	LV0	RM	x	x	RV4	RV3	RV2	RV1	RV0	0x8888
0x12	CD Volume	LM	x	x	LV4	LV3	LV2	LV1	LV0	RM	x	x	RV4	RV3	RV2	RV1	RV0	0x8888
0x16	AUX Volume	LM	x	x	LV4	LV3	LV2	LV1	LV0	RM	x	x	RV4	RV3	RV2	RV1	RV0	0x8888
0x18	Front DAC Volume	LM	x	x	LV4	LV3	LV2	LV1	LV0	RM	x	х	RV4	RV3	RV2	RV1	RV0	0x8888
0x1A	ADC Select	x	x	x	x	x	LS2	LS1	LS0	x	x	x	x	x	RS2	RS1	RS0	0x0000
0x1C	ADC Volume	LM	x		x	LV3	LV2	LV1	LV0	^ RM	×	x	x	RV3	RV2	RV1	RV0	0x8080
0x20	General Purpose	x	x	x	x	DRSS1	DRSS0	MIX	MS	LPBK	, v	x	x	x	X	x	x	0x0000
0x24	Audio Int. and Paging	14	13	12	l1	10	х	х	х	х	x	х	х	PG3	PG2	PG1	PG0	0xxx00
0x26	Power-Down Ctrl/Stat	EAPD	PR6	PR5	PR4	PR3	PR2	PR1	PR0	х	x	х	х	REF	ANL	DAC	ADC	0x000x
0x28	Ext'd Audio ID	ID1 ¹	ID0	х	х	REV1	REV0	AMAP	LDAC	SDAC	CDAC	DSA1	DSA0	x	SPDF	DRA	VRA	0x0BC7
0x2A	Ext'd Audio Stat/Ctrl	х	х	PRK	PRJ	PRI	SPCV	x	LDAC	SDAC	CDAC	SPSA1	SPSA0	x	SPDIF	DRA	VRA	0x0xx0
0x2C	Front DAC PCM Rate	R15	R14	R13	R12	R11	R10	R09	R08	R07	R06	R05	R04	R03	R02	R01	R00	0xBB80
0x2E	Surr. DAC PCM Rate	R15	R14	R13	R12	R11	R10	R09	R08	R07	R06	R05	R04	R03	R02	R01	R00	0xBB80
0x30	C/LFE DAC PCM Rate	R15	R14	R13	R12	R11	R10	R09	R08	R07	R06	R05	R04	R03	R02	R01	R00	0xBB80
0x32	ADC PCM Rate	R15	R14	R13	R12	R11	R10	R09	R08	R07	R06	R05	R04	R03	R02	R01	R00	0xBB80
0x36	C/LFE DAC Volume	LFEM	x	x	LFE4	LFE3	LFE2	LFE1	LFE0	CNTM	x	x	CNT4	CNT3	CNT2	CNT1	CNT0	0x8888
0x38	Surround DAC Volume	LM	x	x	LV4	LV3	LV2	LV1	LV0	RM	х	х	RV4	RV3	RV2	RV1	RV0	0x8888
0x3A	SPDIF Control	V	VCFG	SPSR	х	L	CC6	CC5	CC4	CC3	CC2	CC1	CC0	PRE	COPY	/AUDIO	PRO	0x2000
0x60	EQ Control	EQM	х	х	х	х	x	x	х	SYM	CHS	BCA5	BCA4	BCA3	BCA2	BCA1	BCA0	0x8080
0x62	EQ Data	CFD15	CFD14	CFD13	CFD12	CFD11	CFD10	CFD9	CFD8	CFD7	CFD6	CFD5	CFD4	CFD3	CFD2	CFD1	CFD0	0xxxxx
0x70	Misc. Control Bits 2	х	х	х	MVREF2	MVREF1	MVREF0	x	x	MMDIS	x	JSMAP	CVREF2	CVREF1	CVREF0	x	х	0x0000
0x72	Jack Sense	JS1 SPRD	JS1 DMX	JS0 DMX	JS MT2	JS MT1	JS MT0	JS1 EQB	JS0 EQB	x	x	JS1 MD	JS0 MD	JS1 ST	JS0 ST	JS1 INT	JS0 INT	0x0000
0x74	Serial Configuration	SLOT16	REGM2	REGM1	REGM0	REGM3	OMS2	OMS1	OMS0	SPOVR	LBKS1	LBKS0	INTS	CSWP	SPAL	SPDZ	SPLNK	0x1001
0x76	Misc. Control Bits 1	DACZ	AC97NC ²	MSPLT	SODIS ³	CLDIS	х	DMIX1	DMIX0	SPRD	2CMIC	SOSEL	SRU	LISEL1	LISEL0	MBG1	MBG0	0x6010
0x78	Advanced Jack Sense	JS7ST	JS7INT	JS6ST	JS6INT	JS5ST	JS5INT	JS4ST	JS4INT	JS4-7H	x	JS3MD	JS2MD	JS3ST	JS2ST	JS3INT	JS2INT	0xxxxx
0x7A	Misc. Control Bits 3	JSINVB	HPSEL1	HPSEL0	LOSEL	JSINVA	LVREF2	LVREF1	LVREF0	х	x	x	LOHPEN	GPO	MMIX	x	x	0x0000
0x7C	Vendor ID1	F7	F6	F5	F4	F3	F2	F1	F0	S7	S6	S5	S4	S3	S2	S1	S0	0x4144
0x7E	Vendor ID2	T7	T6	T5	T4	T3	T2	T1	T0	REV7	REV6	REV5	REV4	REV3	REV2	REV1	REV0	0x5378
	Codec Class/Rev	x PVI15	x PVI14	x PVI13	CL4 PVI12	CL3 PVI11	CL2 PVI10	CL1 PVI9	CL0 PVI8	RV7	RV6 PVI6	RV5	RV4 PVI4	RV3 PVI3	RV2 PVI2	RV1 PVI1	RV0	0x0002
	PCI SVID PCI SID	PVITS PITS	PVI14 PI14	PI13	PVI12 PI12		PI10	PVI9 PI9	PVI8	PVI7 PI7	PVI6 PI6	PVI5	PVI4 PI4	PVI3	PVI2 PI2	PVII PI1	PVIO PIO	0xFFFF 0xFFFF
UX04 I	רכו אט	7113	7114	7113	riiz	PI11	LIIU	רוא	۲۱0	r1/	רוט	PI5	r'1 4	L12	ΓIZ	r11	riu	UXFFF

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x661	Function Select	х	х	х	х	х	х	х	х	х	х	х	FC3	FC2	FC1	FC0	T/R	0x0000
0x681	Function Information	G4	G3	G2	G1	G0	INV	DL4	DL3	DL2	DL1	DL0	IV	х	х	х	FIP	0xXxxx
0x6A1	Sense Register	ST2	ST1	ST0	S4	S3	S2	S1	S0	OR1	OR0	SR5	SR4	SR3	SR2	SR1	SR0	0xXxxx

¹ Codec is always master, ID bits are read-only 0 (zeros). ² Bits for the AD198x are backward-compatible only, AC97NC and MSPLT are read-only 1 (ones). ³ SODIS/SOSEL were LODIS/LOSEL in the AD1985. Most AD1985 configurations swap LINE_OUT and SURROUND pins; these bits really operate as SO not LO.

HD AUDIO WIDGETS

Table 23. Root Node

NID	Name	TID	Туре	Description
0x00	Root	N/A	Root	Device identification.

Table 24. Function Group Node

NID	Name	TID	Type	Description
0x01	Function	N/A	Function	Designates this device as an audio codec.

Table 25. ADI Specific Verb Support

			Payload				
Verb	G/S	VID	Description		Response (32 Bits)	Description	
SDI Select	Get	0xF04	N/A (0)		N/A (0)	The AD1986A has only a single SDI line, thus set SDI verbs are ignored and get SDI verbs always return a 0.	
	Set	0x704x	N/A (0)	8	N/A (0)		
Processing Coefficient	Get	C0x	N/A (0)		ADI-Specific Function Setting	Get/set the vendor specific function at the below coefficient index address. Address is an 8-bit value and does not auto-increment.	
	Set	4x	ADI-specific function control	16	N/A (0)		
Coefficient Index	Get	D0x	N/A (0)		ADI Function Index	Get/set the index of the vendor-specific function. The index does not auto-increment when writing the function (processing coefficient) command.	
	Set	50x	ADI function index	8	N/A (0)		
Processing Index	Get	0xF03	N/A (0)		N/A (0)	No processing states are supported by this node. Set operations do nothing, Get operations always return a 0.	
	Set	0x703	N/A (0)	8	N/A (0)		

Table 26. S/PDIF Audio Output

NID	Name	TID	Туре	Description
0x02	S/PDIF Audio Output	0x0	Audio Output	Designates the codec S/PDIF digital stream interface. Selects
				between the HD audio I/F and the record ADC as sources.

Table 27. ADI Specific Verb Support

		Payload	Payload		
Verb G/S	VID	Description	Bit	Response (32 Bits)	Description
SDI Select Get Set	0xF04 0x704	N/A (0) N/A (0)	0	N/A (0) N/A (0)	The AD1986 has only a single SDI line, thus set SDI verbs are ignored and get SDI verbs always return a 0.

Table 28. Front DAC Audio Output

NID	Name	TID	Туре	Description
0x03	Front DAC Audio Output	0x0	Audio Output	Designates the front channel DACs.

Table 29. ADI Specific Verb Support

			Payload					
Verb	G/S	VID	Description	Blt	Response (32 Bits)	Description	1	
SDI Select	Get	0xF04	N/A (0)		N/A (0)	The AD1986 ignored and	A has only a single SDI line, get SDI verbs always return	thus set SDI verbs are a 0.
	Set	0x704	N/A (0)	8	N/A (0)			
Processing Coefficient	Get	C0x	N/A (0)	16	Coefficient	Get/set the processing coefficient at the current coefficient index. Index can be set by the "set coefficient index" verb. The coefficient indexes and data are identical to the AC' 97 Registers 0x60 and 0x62 definitions (see the EQ Control Register (Register 0X60) and EQ Data Register (Register 0X62) sections). Note that the AD1986A does not automatically increment the coefficient index. The index must be written for each coefficient that is to be loaded or read.		
	Set	4x	Coefficient	16	N/A (0)			
Coefficient Index	Get	D0x	N/A (0)		Coefficient Index	Get/set the processing coefficient index for the get/set Processing Coefficient verb. The coefficient indexes and data are identical to the AC' 97 register 0x60 and 0x62 definitions. (see the EQ Control Register (Register 0X60) and EQ Data Register (Register 0X62) sections). Note that the AD1986A does not automatically increment the coefficient index. The index must be written for each coefficient that is to be loaded or read.		
	Set	50x	Coefficient Index	8	N/A (0)			
Processing State	Get	0xF03	N/A (0)		Processing State	Processing s	tates supported by the AD19	986 Digital EQ:
						Value	Processing (EQM Bit [Inversed])	Symmetry (SYM Bit)
						0x00	Off	On
						0x01	Benign	On
						0x02	Benign	On
						0x80	Off	Off
						0x81	Benign	Off
						0x82	Benign	Off
	Set	0x703	Processing State	8	N/A (0)	benign. If th benign state coefficients. Default state	e AD1986A considers states e on state is set, the AD1986 e. States 0x00 or 0x80 must b Setting state 0x80 will load of e 0x00 is SYM on. When symr (one channel) need to be loa	will set and return the e set when loading coefficients with SYM off. metry is on, only ½ of the

Table 30. Surround DAC Audio Output

NID	Name	TID	Туре	Description
0x04	Surround DAC Audio Output	0x0	Audio Output	Designates the surround channel DACs.

Table 31. ADI Specific Verb Support

			Payload			
Verb	G/S	VID	Description	Bit	Response (32 Bits)	Description
SDI Select	Get	0xF04	N/A (0)		N/A (0)	The AD1986 has a only single SDI line, thus set SDI verbs are ignored and get SDI verbs always return a 0.
	Set	0x704x	N/A (0)	8	N/A (0)	

Table 32.	Center/LFE DAC Audio	Output
-----------	----------------------	--------

NID	Name	TID	Туре	Description
0x05	Center/LFE DAC Audio Output	0x0	Audio Output	Designates the surround channel DACs.

Table 33. Record ADC Audio Input

NID	Name	TID	Туре	Description
0x06	Record ADC Audio Input	0x1	Audio Input	Designates the record channel ADCs.

Table 34. Analog Mixer

NID	Name	TID	Type	Description
0x07	Analog Mixer	0x2	Audio Mixer	Mixes analog input signals into line out audio.

Table 35. Mono Mixer

NID	Name	TID	Type	Description
0x08	Mono Mixer	0x2	Audio Mixer	Mixes the left/right channels from the analog mixer into a
				mono signal.

Table 36. Downmix

NID	Name	TID	Туре	Description
0x09	Surround to Stereo Down Mix	0x2	Audio Mixer	Mixes 5.1 stereo to 4.0 or 2.0 on front channels.

Table 37. ADI Specific Verb Support

			Payload			
Verb	G/S	VID	Description	Bits	Response (32 Bits)	Description
Amplifier Gain/Mute	Get	B0x	Amp/Index	16	Amp settings	This widget contains mute bits for the output and only one input. Surround DAC (input amp Index 0), has a mute bit. The CLFE DAC input (input amp Index 1) does not have a mute control. Writing the CLFE DAC input mute will have no effect and will always return a 0 when read.
	Set	30x	Amp Set Payload	16	N/A (0)	

Table 38. Headphone Selector

NID	Name	TID	Туре	Description
A0x0	Headphone Selector	0x3	Audio Selector	Chooses the HP source.

Table 39. Line Out Selector

NID	Name	TID	Type	Description
0x0B	Line Out Selector	0x3	Audio Selector	Chooses the line out source.

Table 40. Surround Selector

NID	Name	TID	Туре	Description
0x0C	Surround Selector	0x3	Audio Selector	Chooses the surround source.

Table 41. Center/LFE Selector

NID	Name	טוו	туре	Description	
0x0D	Center/LFE Selector	0x3	Audio Selector	Chooses the center/LFE source.	
Table 42. Mono Out Selector					
	A.I	-	-		

NID	Name	TID	Туре	Description
0x0E	Mono Out Selector	0x3	Audio Selector	Chooses the mono out source.

NID	Name	TID	Туре	Description
0x0F	Microphone Selector	0x3	Audio Selector	Chooses the microphone inputs between the MIC_1/2 and
				C/LFE pins. Contains the microphone gain boost amplifier.

Table 44. Line In Selector

NID	Name	TID	Type	Description
0x10	Line In Selector	0x3	Audio Selector	Chooses the line in inputs between the line in, surround and
				MIC_1/2 pins.

Table 45. MIC_1/2 Swap

NID	Name	TID	Туре	Description
0x11	MIC_1/2 Swap	0x3	Audio Selector	Swaps the left/right association of MIC_1/2 on the input pins only. Allows up mix, spreading one microphone to both left and right output channels.

Table 46. ADI Specific Verb Support

			Payload					
Verb	G/S	VID	Description	Blt	Response (32 bits)	Description		
Processing	Get	C0x	N/A (0)		N/A (0)	Not support	ed. Writes have no effect, re	eads always return a 0.
Coefficient	Set	40x	N/A (0)	16	N/A (0)			
Coefficient	Get	D0x	N/A (0)		N/A (0)	Not support	ed. Writes have no effect, re	eads always return a 0.
Index	Set	50x	N/A (0)	8	N/A (0)			
Processing State	Get	0xF03	N/A (0)		Processing State	Controls the up-mix function of the MIC_1/2 swap widget. Up-Mix will spread the selected left channel (see the left/right swap feature of the enable EAPD/BTL verb description) to both the left and right channel outputs of this stereo widget.		
						Value	Processing State	Up-Mix Spreading
						0x00	Off	Off
						0x01	Benign	On
						0x02	Benign	On
	Set	0x703	Processing State	8	N/A (0)		e AD1986 considers both or e on state is set, the AD1986	

Table 47. Record Selector

NID	Name	TID	Type	Description
0x12	Record Selector	0x3	Audio Selector	Chooses the analog source to the record ADCs.

Table 48. Microphone MixAmp

NID	Name	TID	Type	Description
0x13	Microphone MixAmp	0x3	Audio Selector	The microphone amplifier input to the analog mixer.

Table 49. Phone MixAmp

NID	Name	TID	Type	Description
0x14	Phone MixAmp	0x3	Audio Selector	The phone amplifier input to the analog mixer.

Table 50. CD MixAmp

NID	Name	TID	Туре	Description
0x15	CD MixAmp	0x3	Audio Selector	The CD amplifier input to the analog mixer.

0x1E

Mono Out

NID	51. Aux MixAmp Name	TID	Turno	Dossuintion
	1	TID	Type Audio Selector	Description The auxiliary input amplifier to the analog mixer.
0x16h	Aux MixAmp	0x3h	Audio Selector	The auxiliary input amplifier to the analog mixer.
Table 5	52. Line In MixAmp			
NID	Name	TID	Туре	Description
0x17	Line In MixAmp	0x3	Audio Selector	The line in amplifier input to the analog mixer.
	T T			
Table 5	53. PC Beep Selector			
NID	Name	TID	Туре	Description
0x18	PC Beep Selector	0x3	Audio Selector	The digital/analog PC beep selector and amplifier input to the analog mixer.
Table 5	54. Digital PC Beep			
NID	Name	TID	Туре	Description
0x19	Digital PC Beep	0x7	Digital Beep	Digital PC beep generator.
Table 5	55. HP Out			
NID	Name	TID	Туре	Description
0x1A	HP Out	0x4	Pin Complex	HP_OUT pin drivers. Contains the output amplifier for HP gain control. Supports headphone drive function. See the pin widget control verb descriptions.
Table 5	56. Line Out			
NID	Name	TID	Туре	Description
0x1B	Line Out	0x4	Pin Complex	LINE (FRONT)_OUT pin drivers. Contains the output amplifier for line (front) gain control. Supports headphone drive function. Supports the EAPD (external amp power-down) function pin.
Table 5	57. Surround Out			
NID	Name	TID	Туре	Description
0x1C	Surround Out	0x4	Pin Complex	SURROUND pin drivers. Contains the output amplifier for surround gain control. Supports multitasking as either the surround outputs or can be configured as the LINE IN inputs.
				surround outputs of earlibe configured as the Enti_in inputs.
	I			Janoana daspats of carried comigarca as the Eme_in inputs.
	58. C/LFE Out		I	
NID	Name	TID	Туре	Description
		TID 0x4	Type Pin Complex	
NID 0x1D	Name C/LFE Out		• •	Description C/LFE pin drivers. Contains the output amplifier for C/LFE gain control. Supports the left/right channel swap function. Supports multitasking as either the C/LFE outputs or can be configured as the MIC1/2 inputs. Supports microphone bias
NID 0x1D	Name		• •	Description C/LFE pin drivers. Contains the output amplifier for C/LFE gain control. Supports the left/right channel swap function. Supports multitasking as either the C/LFE outputs or can be configured as the MIC1/2 inputs. Supports microphone bias

Pin Complex

0x4

MONO_OUT Pin driver. Contains the output amplifier for MONO_OUT gain control.

NID	Name	TID	Туре	Description
0x1F	MIC_1/2 In	0x4	Pin Complex	MIC_1/2 IN pin driver. Can be configured as a microphone o Line_In input.
Table (61. Line In			
NID	Name	TID	Туре	Description
0x20	Line In	0x4	Pin Complex	LINE_IN pin driver. Can be configured as a Line_In or microphone input.
Table (52. Aux In		_	
NID	Name	TID	Туре	Description
0x21	Aux In	0x4	Pin Complex	AUX_IN pin driver. Line level auxiliary input.
Table (63. CD In			
NID	Name	TID	Туре	Description
0x22	CD In	0x4	Pin Complex	CD_IN pin driver. Differential, low noise, analog CD audio input.
Table (64. Phone In			
NID	Name	TID	Туре	Description
0x23	Phone In	0x4	Pin Complex	PHONE_IN pin driver. Mono line level input.
Table (65. PCBeep In			
NID	Name	TID	Туре	Description
0x24	PCBeep In	0x4	Pin Complex	PCBEEP_IN pin driver. Mono line level input. When the AD1986A is in reset, the signal on this pin is routed to all output capable pins. Used for BIOS POST beeps or messages
Table (66. S/PDIF Out			
NID	Name	TID	Туре	Description
0x25	S/PDIF Out	0x4	Pin Complex	Digital S/PDIF output drivers. This pin can be hardware- enabled by connecting an external resistor to DVSS or by software control.
Table (67. Analog Power-Down			
NID	Name	TID	Туре	Description
0x26	Analog Power-Down	0x5	Power Widget	Controls power on analog mixer and associated amplifiers. This will control the power state of all widgets in its connection list.
Takla (O MIC/C/LEE Misses	ı	•	•
NID	68. MIC/C/LFE Mixer Name	TID	Туре	Description
0x27	MIC / C/LFE Mixer	0x2	Audio Mixer	Mixes the MIC1/2_IN and C/LFE input signals together to
UX27	MIC / C/EI E MIACI	UNZ	Addio Mixel	support simultaneous microphones on front and rear panel. Multiple microphones do not have individual gain controls.
Table (69. MIC/Line In Mixer			
NID	Name	TID	Туре	Description
0x28	MIC / Line In Mixer	0x2	Audio Mixer	Mixes the MIC1/2_IN and LINE_IN input signals together to support simultaneous microphones on front and rear panels

Table 70. C/LFE/Line In Mixer

NID	Name	TID	Туре	Description
0x29	C/LFE / Line In Mixer	0x2	Audio Mixer	Mixes the C/LFE and LINE_IN input signals together to support simultaneous microphones on front and rear panels. Multiple microphones do not have individual gain controls.

Table 71. MIC/Line In/C/LFE Mixer

NID	Name	TID	Туре	Description
0x2A	MIC/Line In/C/LFE Mixer	0x2	Audio Mixer	Mixes the MIC1/2_IN, LINE_IN and C/LFE input signals to support simultaneous microphones on front and rear panels. Multiple microphones do not have individual gain controls.

Table 72. MIC_1/2 Mixer

NID	Name	TID	Туре	Description
0x2B	MIC_1/2 Mixer	0x2	Audio Mixer	Mixes the left and right channels of the selected microphone input into a mono stream. This signal drives both the left and right channels of the following circuitry. Used to mix two mono microphones on separate jacks. Left and right microphones can be programmed with separate gain boost (0 dB, 10 dB, 20 dB, or 30 dB), but do not have any other gain or mute controls.

AC '97 REGISTER DETAILS

RESET (REGISTER 0x00)

Writing any value to this register performs a register reset, which causes all registers to revert to their default values. The serial configuration (0x74) register will not reset the SLOT16, REGM [2:0], SPOVR, SPAL, SPDZ, and SPLNK. These bits are reset on a hard, hardware, or power-on reset. The REGM and serial configuration bits are reset only by an external hardware reset.

The AC '97, Revision 2.3, Page 1 registers codec class/rev (0x601), PCI SVID (0x621), PCI SID (0x641), function information (0x681—per supported function), and sense register ST [3:0] bits (0x6A1 D [15:13]—per supported function) are reset only on a power-on reset. To satisfy the AC '97, Revision 2.3 requirements, these registers/bits are sticky across all software and hardware resets.

Reading this register returns the ID code of the part and a code for the type of 3D stereo enhancement.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x00	Reset	х	SE4	SE3	SE2	SE1	SE0	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0	0x0290

Table 73.

Register	Function			
ID [9:0] (RO)	The ID de	codes the capabilities of the AD1986A based on the functions.		
(Identify	Bit	Function	AD1986A	ID [9:0]
Capability)	ID0	Dedicated MIC PCM In channel	0	
	ID1	Reserved (per AC '97, Revision 2.3)	0	
	ID2	Bass and treble control	0	
	ID3	Simulated stereo (mono to stereo)	0	
	ID4	Headphone out support	1	0x290
	ID5	Loudness (bass boost) support	0	
	ID6	18-bit DAC resolution	0	
	ID7	20-bit DAC resolution	1	
	ID8	18-bit ADC resolution	0	
	ID9	20-bit ADC resolution	1	
SE [4:0] (RO) (Stereo		86A does not provide hardware 3D stereo enhancement	Default: 0x0	00
Enhancement)	(all bits ar	e zeio).		
х	Reserved.		Default: 0	

MASTER VOLUME (REGISTER 0x02)

This register controls the LINE_OUT, SURROUND, and CENTER/LFE outputs' mute and volume controls in unison. Each volume sub-register contains five bits, generating 32 volume steps of -1.5 dB each for a range of 0 dB to -46.5 dB.

The headphone output (HP_OUT) mute and volume are controlled separately by the headphones volume register (0x04). The mono output (MONO_OUT) mute and volume are controlled separately by the mono volume register (0x06). To control the LINE_OUT, SURROUND, and CENTER/LFE volumes separately, use the front DAC volume register (0x18) for LINE_OUT; the surround DAC Volume register (0x38) for SURROUND; and the C/LFE DAC volume register (0x36) for CENTER/LFE.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x02	Master	LM	Х	Х	LV4	LV3	LV2	LV1	LV0	RM	Х	Х	RV4	RV3	RV2	RV1	RV0	0x8080
	Volume																	

Table 74.

Register	Function				
L/RV [4:0] (Left/Right		olume controls the left/ri gnificant bit represents –	ght channel output gains from 0 dB to –46.5 1.5 dB.	dB.	
Volume)	L/RM	L/RV [4:0]	Function	Default	
	0	0 0000	0 dB	Default	
	0 0 1111		–22.5 dB attenuation		
	0	1 1111	-46.5 dB attenuation		
	1	x xxxx	Muted		
L/RM (Left/right mute)	Mutes the le	eft/right channels indepe	Default: muted (0x1)		
(Leit/fight mute)	<u> </u>		D. C. Iv. O		
Х	Reserved.		Default: 0		

HEADPHONE VOLUME (REGISTER 0x04)

This register controls the HP_OUT mute and volume controls. Each volume subregister contains five bits, generating 32 volume steps of -1.5 dB each for a range of 0 dB to -46.5 dB.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x04	Headphones	LM	х	х	LV4	LV3	LV2	LV1	LV0	RM	Х	Х	RV4	RV3	RV2	RV1	RV0	0x8080
	Volume																	

Table 75.

Register	Function					
L/RV [4:0] (Left/Right		olume controls the left/ri gnificant bit represents –	ght channel output gains from 0 dB to -46.5 1.5 dB.	dB.		
Volume)	L/RM	L/RV [4:0]	Function	Default		
	0	0 0000	0 dB	Default		
	0	0 1111	-22.5 dB attenuation			
	0	1 1111	-46.5 dB attenuation			
	1	x xxxx				
L/RM (Left/Right Mute)	Mutes the l	eft/right channels indepe	Default: muted (0x1)			
Х	Reserved.			Default: 0		

MONO VOLUME (REGISTER 0x06)

This register controls the MONO_OUT mute and volume control. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of 0 dB to -46.5 dB.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x06	Mono Volume	M	Х	Х	Х	х	Х	х	х	х	Х	Х	V4	V3	V2	V1	V0	0x8000

Table 76.

Register	Functio	n		
V [4:0]	Volume	controls the output o	gain from 0 dB to –46.5 dB. The least significant	bit represents –1.5 dB.
(Volume)	М	V [4:0]	Function	Default
	0	0 0000	0 dB	Default
	0	0 1111	-22.5 dB attenuation	
	0	1 1111	-46.5 dB attenuation	
	1	x xxxx	Muted	
M (Mute)	Mutes tl	he output.	·	Default: muted (0x1)
х	Reserve	d.	Default: 0	

PC BEEP (REGISTER 0x0A)

This controls the level of the analog PC beep or the level and frequency of the digital PC beep. The volume register contains four bits, generating 16 volume steps of -3.0 dB each for a range of 0 dB to -45.0 dB. The tone frequency can be set between 47 Hz to 12,000 Hz or disabled.

Per Intel's BIOS writer's guide, the PC beep signal should play via headphone out, line out, and mono out paths. BIOS algorithms should unmute the PC beep register and the path to each output, and set the volume levels for playback.

When the AD1986A is in reset (the external RESET pin is low), the PCBEEP_IN pin is connected internally to all of the device output pins (HEADPHONE L/R, LINE_OUT L/R, MONO_OUT, SURROUND L/R, and CENTER/LFE). There are no amplifiers or attenuators on this path and the external circuitry connected to this pin should anticipate the drive requirements for the multiple output sources. Headphones connected to output pins will substantially load the signal.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x0A	PC	М	A/DS	х	F7	F6	F5	F4	F3	F2	F1	F0	V3	V2	V1	V0	Х	0x8000
	Beep																	

Table 77.

Register	Function								
V [3:0] (Analog or	Controls t is 0 dB and		tput mixer from 0 dB to -45.0 dB. The least significant bit re	presents –3.0 dB. The gain default					
Digital	М	V3V0	Function	Default					
Volume)	0	0000	0 dB	Default					
	0	1111	–45 dB attenuation						
	1	xxxx	Muted						
F [7:0] (PC Beep Frequency)		nternal PC beep ge	kHz clock by four times this number, allowing tones from 47 neration. The digitally-generated signal is close to a square						
		F7F0	Function						
		0000	Disabled	Default					
		0001	12,000 Hz tone						
		1111	47 Hz tone						
A/DS (PC Beep Source)	Selects either the digital PC beep generator (= 0) or analog PCBEEP pin (= 1). When the codec is in reset mode the analog PCBEEP pin is routed to the outputs via a high impedance path. Once out of reset, this bit must be programmed to a 1 to pass through any signals on the analog PCBEEP pin. Designers can choose not to connect the analog PCBEEP pin and use the digital PC beep generator solely.								
M (PC Beep Mute)	When this	Default: muted (0x1)							
х	Reserved.			Default: 0					

PHONE VOLUME (REGISTER 0x0C)

This register controls the PHONE_IN mute and gain to the analog mixer section. The volume register contains five bits, generating 32 volume steps of 1.5 dB each for a range of 12.0 dB to -34.5 dB. This does not control the record ADC gain (see Register 0x1C).

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x0C	Phone	М	Х	Х	х	х	х	Х	Х	Х	Х	Х	V4	V3	V2	V1	V0	0x8008
	Volume																	

Table 78.

Register	Function	1					
V [4:0] (Volume)	Controls dB.	the gain of this input	to the analog mixer from $+12.0$ dB to -34.5 dB.	The least significant bit represents –1.5			
	MV	[4:0]	Function	Default			
	0	0 0000	12 dB gain				
	0	0 1000	0 dB	Default			
	0	1 1111	-34.5 dB attenuation				
	1	x xxxx	Muted				
M (Mute)	Mutes the	e input to the analog	Default: muted (0x1)				
х	Reserved			Default: 0			

MICROPHONE VOLUME (REGISTER 0x0E)

This register controls the MIC_1 (left) and MIC_2 (right) channels' gain, boost, and mute to the analog mixer section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB. This does not control the record ADC gain (see Register 0x1C).

In typical stereo microphone applications, the signal paths must be identical and should be set to the same gain, boost, and mute values. With stereo controls, this input is capable of using nonmicrophone sources by disabling the microphone boost (M20 bit = 0).

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x0E	Microphone	LM	х	х	LV4	LV3	LV2	LV1	LV0	RM	M20	х	RV4	RV3	RV2	RV1	RV0	0x8888
	Volume																	

Table 79.

Register	Function			
L/RV [4:0] (Left/Right	Controls the represents -		of this input to the analog mixer from	m +12 dB to –34.5 dB. The least significant bit
Volume)	L/RM	L/RV [4:0]	Function	Default
	0	0 0000	12 dB gain	
	0	0 1000	0 dB	Default
	0			
	1	x xxxx	Mute	
M20 (MIC_1/2 Gain		I gain boost by default is		rols the boost of both the MIC_1 and MIC_2 channels. gister 0x76), allow changing the gain boost to 10 dB
		ecessary.		
Boost)	M20	MGB0 [1:0]	Boost Gain	Default
			Boost Gain 0 dB gain	Default Default: disabled
	M20	MGB0 [1:0]		
	M20	MGB0 [1:0]	0 dB gain	Default: disabled
	M20	MGB0 [1:0] xx 00	0 dB gain 20 dB gain	Default: disabled
	M20 0 1 1 1	MGB0 [1:0] xx 00 01	0 dB gain 20 dB gain 10 dB gain Mute	Default: disabled

LINE_IN VOLUME (REGISTER 0x10)

This register controls the LINE_IN gain and mute to the analog mixer section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB. This does not control the record ADC gain (see Register 0x1C).

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x10	Line In Volume	LM	Х	Х	LV4	LV3	LV2	LV1	LV0	RM	х	х	RV4	RV3	RV2	RV1	RV0	0x8888

Table 80.

Register	Function											
L/RV [4:0] (Left/Right	Controls the left/right channel gains of this input to the analog mixer from $+12$ dB to -34.5 dB. The least significant bit represents -1.5 dB.											
Volume)	L/RM	L/RV [4:0]	Function	Default								
	0	0 0000	12 dB gain									
	0	0 1000	0 dB	Default								
	0	1 1111	-34.5 dB attenuation									
	1	x xxxx										
L/RM (Left/Right Mute)	Mutes the le	eft/right channels indepe	Default: muted (0x1)									
х	Reserved.			Default: 0								

CD VOLUME (REGISTER 0x12)

This register controls the CD gain and mute to the analog mixer section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB. This does not control the record ADC gain (see Register 0x1C).

Many operating systems will play CDs directly using the digital data from the CD tracks. This control will only affect CD audio playback if it is enabled for analog and this input is connected to the CD player analog connection.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x12	CD Volume	LM	Х	X	LV4	LV3	LV2	LV1	LV0	RM	Х	Х	RV4	RV3	RV2	RV1	RV0	0x8888

Table 81.

Register	Function							
L/RV [4:0] (Left/Right	Controls the represents -		of this input to the analog mixer from +12 dB	to –34.5 dB. The least significant bit				
Volume)	L/RM	L/RV [4:0]	Function	Default				
	0	0 0000	12 dB gain					
	0	0 1000	0 dB	Default				
	0	1 1111	-34.5 dB attenuation					
	1	x xxxx	Muted					
L/RM (Left/Right Mute)	Mutes the lo	eft/right channels indepe	Default: muted (0x1)					
х	Reserved.		Default: 0					

AUX VOLUME (REGISTER 0x16)

This register controls the AUX_IN gain and mute to the analog mixer section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB. This does not control the record ADC gain (see Register 0x1C).

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x16	AUX	LM	х	Х	LV4	LV3	LV2	LV1	LV0	RM	Х	Х	RV4	RV3	RV2	RV1	RV0	0x8888
	Volume																	

Table 82.

Register	Function												
L/RV [4:0] (Left/Right		Controls the left/right channel gains of this input to the analog mixer from +12 dB to -34.5 dB. The least significant bit represents -1.5 dB.											
Volume)	L/RM	L/RV [4:0]	Function	Default									
	0	0 0000	12 dB gain										
	0	0 1000	0 dB	Default									
	0	1 1111	-34.5 dB attenuation										
	1	x xxxx	Mute										
L/RM (Left/Right Mute)	Mutes the left/	right channels indeper	Default: muted (0x1)										
х	Reserved.			Default: 0									

FRONT DAC VOLUME (REGISTER 0x18)

This register controls the front DAC gain and mute to the analog mixer section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x18	Front DAC Volume	LM	Х	Х	LV4	LV3	LV2	LV1	LV0	RM	Х	Х	RV4	RV3	RV2	RV1	RV0	0x8888

Table 83.

Register	Function					
L/RV [4:0] (Left/Right Volume)	Controls the bit represer		s of this input to the analog mixer from +12	dB to -34.5 dB. The least significant		
	L/RM	L/RV [4:0]	Function	Default		
	0	0 0000	+12 dB gain			
	0	0 1000	0 dB	Default		
	0	1 1111	-34.5 dB attenuation			
	1	x xxxx	Mute			
L/RM (Left/Right Mute)	Mutes the l	eft/right channels indep	endently.	Default: muted (0x1)		
Х	Reserved.		Default: 0			

ADC SELECT (REGISTER 0x1A)

This register selects the record source for the ADC, independently for the right and left channels. The default value is 0x0000, which corresponds to the MIC_1/2 input for both channels.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x1A	ADC Select	х	х	х	х	х	LS2	LS1	LS0	Х	Х	х	Х	Х	RS2	RS1	RS0	0x0000

Table 84.

Register	LS [2:0]	Left Record Source	Function
LS [2:0]	000	MIC_1/2 selector left channel	Default
(Left Record Select)	001	CD_IN	Left
	010	Muted	_
	011	AUX_IN	Left
	100	LINE_IN	Left
	101	Stereo output mix	Left
	110	Mono output mix	Mono
	111	PHONE_IN	Mono
RS [2:0]	RS [2:0]	Right Record Source	
(Right Record Select)	000	MIC_1/2 selector left channel	Default
	001	CD_IN	Right
	010	Muted	_
	011	AUX_IN	Right
	100	LINE_IN	Right
	101	Stereo output mix	Right
	110	Mono output mix	Mono
	111	PHONE_IN	Mono

Table 85. Microphone Selector

OMS [2:0] ¹ MMIX ² 2CMIC ³ MS ⁴ Left Channel ⁵ Right Channel										
MMIX ²	2CMIC ³	MS ⁴	Left Channel ⁵	Right Channel						
0	0	0	M	IIC_1 (default)						
0	0	1		MIC_2						
0	1	0	MIC_1	MIC_2						
0	1	1	MIC_2 MIC_1							
1	х	х	$MIC_1 + MIC_2$ (mixed)							
0	0	0	LINE_IN left							
0	0	1	LINE_IN right							
0	1	0	LINE_IN left	LINE_IN right						
0	1	1	LINE_IN right	LINE_IN left						
1	х	х	Line in-	-left + right (mixed)						
0	0	0		CENTER						
0	0	1		LFE						
0	1	0	CENTER	LFE						
0	1	1	LFE	CENTER						
1	х	х	CENT	TER + LFE (mixed)						
0	0	0	MIC_1	+ CENTER (mixed)						
0	0	1	MIC_2 + LFE (mixed)							
0	1	0	MIC_1 + CENTER (mixed) MIC_2 + LFE (mixed)							
0	1	1	MIC_2 + LFE (mixed)	MIC_1 + CENTER (mixed)						
1	Х	х	MIC_1 + MIC_2 + CENTER + LFE (mixed)							
	MMIX ² 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0	MMIX ² 2CMIC ³ 0 0 0 0 0 1 0 1 1 1	MMIX² 2CMIC³ MS⁴ 0 0 0 0 0 0 0 0 1 0 1 1 1 1 1 1 1 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1	MMIX² 2CMIC³ MS⁴ Left Channel⁵ 0 0 0 0 0 0 1 0 0 1 0 MIC_1 0 1 1 MIC_2 1 x x MIC_² 0 0 0 0 0 0 1 LINE_IN left 0 1 1 LINE_IN right 1 x x Line in- 0 0 0 0 0 0 1 Line in- 0 0 1 LFE 1 x x CENTER 0 1 1 LFE 1 x x CENTER 0 0 0 MIC_1 0 0 0 MIC_1 0 1 0 MIC_1 + CENTER (mixed) 0 1 MIC_2 + LFE (mixed)						

OMS [2:0] ¹	MMIX ²	2CMIC ³	MS⁴	Left Channel⁵	Right Channel				
101	0	0	0	MIC_1 + LINE_	_IN left (mixed)				
101	0	0	1	MIC_2 + LINE_I	IN right (mixed)				
101	0	1	0	MIC_1 + LINE_IN left (mixed) MIC_2 + LINE_IN right (mixed)					
101	0	1	1	MIC_2 + LINE_IN right (mixed)	MIC_1 + LINE_IN left (mixed)				
101	1	х	х	$MIC_1 + MIC_2 + LINE_IN$ left + LINE right (mixed)					
110	0	0	0	LINE_IN left + CENTER (mixed)					
110	0	0	1	LINE_IN right + LFE (mixed)					
110	0	1	0	LINE_IN left + CENTER (mixed)	LINE_IN right + LFE (mixed)				
110	0	1	1	LINE_IN right + LFE (mixed)	LINE_IN left + CENTER (mixed)				
110	1	х	х	LINE_IN left + LINE_IN rigl	nt + CENTER + LFE (mixed)				
111	0	0	0	MIC_1 + LINE_IN let	ft + CENTER (mixed)				
111	0	0	1	MIC_2 + LINE_IN r	right + LFE (mixed)				
111	0	1	0	MIC_1 + LINE_IN left + CENTER (mixed) MIC_2 + LINE_IN right + LFE (mixed)					
111	0	1	1	MIC_2 + LINE_IN right + LFE (mixed) MIC_1 + LINE_IN left + CENTER (mixed)					
111	1	х	Х	MIC_1 + MIC_2 + LINE_IN left + LINE_IN right + CENTER + LFE (mixed)					

¹ To select the alternate pins as a microphone source, see the OMS [2:0] bit (Register 0x74).

ADC VOLUME (REGISTER 0x1C)

This register controls the mute and gain of the ADC record path. The volume register contains four bits, generating 16 volume steps of 1.5 dB each for a range of 0 dB to 22.5 dB.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x1C	ADC Volume	LM	х	х	Х	LV3	LV2	LV1	LV0	RM	Х	Х	Х	RV3	RV2	RV1	RV0	0x8080

Table 86.

Register	Function			
L/RV [4:0] (Left/Right	Controls the represents 1.		nis input to the analog mixer from 0 d	lB to 22.5 dB. The least significant bit
Volume)	L/RM	L/RV [3:0]	Function	Default
	0	0000	0 dB	Default
	0	1000	12.0 dB gain	
	0	1111	22.5 dB gain	
	1	XXXX	Muted	
L/RM (Left/Right Mute)	Mutes the le	ft/right channels independe	ntly.	Default: muted (0x1)
х	Reserved.			Default: 0

² To mix the left/right MIC channels, see MMIX bit (Register 0x7A).
³ For dual MIC recording, see 2CMIC bit (Register 0x7b) to enable simultaneous recording into L/R channels.

 $^{^4\,\}text{To}$ swap left/right MIC channels, see the MS bit (Register 0x20) for MIC_1/2 selection.

⁵ The MONO_OUT pin can be connected to the left channel of the microphone selector and is affected by these bits.

GENERAL-PURPOSE (REGISTER 0x20)

This register should be read before writing to generate a mask for only the bit(s) that need to be changed.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x20	General-	Х	Х	Х	Х	DRSS1	DRSS0	MIX	MS	LPBK	Х	Х	Х	Х	Х	Х	Х	0x0000
	Purpose																	

Table 87.

Register	Function		Default					
LPBK (Loop- Back Control)	This bit enables the digital internal loop back from the ADC to the front DAC. This feature is normally used for testing and troubleshooting. See LBKS bit in Register 0x74 for changing the loop back path to use the SURROUND or CENTER/LFE DACs.							
MS (MIC Select)	input goes into th	ion with OMS [2:0] (0x74 D10:08]), 2CMIC (0x76 D06) and MMIX (0x7A D02). Selects which MIC he ADC0 record selector's MIC channel inputs. When set, this bit swaps the left and right mono output audio source.						
MIX	MIX	Mono Output Connection						
(Mono	0	MIX—Connected to the mono mixer output.						
Output Select)	1	MIC—Connected to the left channel of the MIC selector and swap.						
DRSS [1:0] (Double	•	ecify the slots for the $n+1$ sample outputs. PCM L $(n+1)$ and PCM R $(n+1)$ data are by default ut Slots 10 and 11.						
Rate Slot	DRSS [1:0]	Function						
Select)	00	PCM L, R (n+1) data is on Slots 10 and 11 Default						
	01	PCM L, R (n+1) data is on Slots 7 and 8						
	1x	Reserved						
Х	Reserved.		Default: 0					

AUDIO INT AND PAGING (REGISTER 0x24)

This register controls the audio interrupt and register paging mechanisms.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x24	Audio Int and	14	13	12	11	10	х	Х	Х	Х	Х	Х	Х	PG3	PG2	PG1	PG0	0xxx00
	Paging																	

Table 88.

Register	Function		
PG [3:0] (Page Selector (Read/Write))	select vendor-speci software can detern back does not matc	to select a descriptor of 16 word pages between Registers 0x60 to 0x6F. A value of fic space to maintain compatibility with AC '97 Revision 2.2 vendor specific register nine implemented pages by writing the page number and reading the value back. In the value written, the page is not implemented. All implemented pages must be 0x2 cannot be implemented without Page 0x1).	rs. System If the value read
	PG [3:0]	Addressing Page Selection	Default
	000 (Page 0)	Page 0 (vendor) registers	Default
	001 (Page 1)	Page ID 01, registers defined in AC '97, Revision 2.3	
	Page 0x-0xF	Reserved	
IO (Interrupt Enable (Read/Write))	Slot 12—GPI function infrastructure. In the	t unmask the interrupt unless the AC '97 controller ensures that no conflict is possionality. AC '97 Revision 2.2-compliant controllers will not likely support audio code at case, software can poll the interrupt status after initiating a sense cycle and waitifined by software) to determine if an interrupting event has occurred.	c interrupt
	10	Interrupt Mask Status	
	0	Interrupt generation is masked	Default
	1	Interrupt generation is unmasked	

Register	Function								
I1 (Sense Cycle (Read/Write))		oit causes a sense cycle start if supported. If a sense cycle. The data in the sense result register (0x6A, Page 01)							
	l1	Read		Write					
	0	Sense cycle completed (or not initiated)	Default	Aborts sense cycle (if in process)					
	1	Sense cycle still in process		Initiate sense cycle					
	These bits will indicate the cause(s) of an interrupt. This information should be used to service the correct interrupting event(s). If the Interrupt Status (Bit I4) is set, one or both of these bits must be set to indicate the interrupt cause. Hardware will reset these bits back to zero when the interrupt status bit is cleared.								
I [3:2]	I2 Interrupt Status								
(Interrupt Cause	0	O Sense status has not changed (did not cause interrupt). Default							
(RO))	1	Sense cycle completed or new sense information is a	available						
	13								
	0	GPIO status change did not cause interrupt							
	1	GPIO status change caused interrupt							
I4 (Interrupt Status (Read/Write))	enable (I0) status. A	leared by writing a 1 to this bit. The interrupt bit will ch on interrupt in the GPI in Slot 12 in the AC link will folloo bit is set, one or both of 13 or 12 must be set to indicate	w this bit chan	ge when interrupt enable (I0)					
	14	Read		Write					
	0	Interrupt clear	Default	No operation					
	1	Interrupt generated		Clears interrupt					
X	Reserved.			Default: 0					

POWER-DOWN CTRL/STAT (REGISTER 0x26)

The ready bits are read only; writing to REF, ANL, DAC, and ADC has no effect. These bits indicate the status for the AD1986A subsections. If the bit is 1 then that subsection is ready. 'Ready' is defined as the subsection able to perform in its nominal state.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x26	Power- Down Ctrl/Stat	EAPD	PR6	PR5	PR4	PR3	PR2	PR1	PR0	Х	Х	Х	Х	REF	ANL	DAC	ADC	0x000x

Table 89.

Register	ADC	ADC Status
ADC (RO)	0	ADC not ready
(ADC Section Status (RO))	1	ADC sections ready to transmit data
ADC (RO)	DAC	Front DAC Status
((Front DAC	0	ADC not ready
Status (RO))	1	ADC sections ready to transmit data
ANL (RO)	ANL	Analog Status
(Analog	0	Analog amplifiers, attenuators, and mixers not ready
Amplifiers, Attenuators and	1	Analog amplifiers, attenuators, and mixers ready
Mixers Status		
(RO))		

Register	ADC	ADC Status	
REF (RO)	VREF_OUT pi	n output states controlled by the CVREF, MVREF, and LVREF controls in R	egister 0x70.
(Voltage	REF	VREF Status	
References, V _{REF} and VREF_OUT	0	Voltage References, VREF and VREF_OUT not ready.	
status (read only))	1	Voltage References, VREF, and VREF_OUT up to nominal level.	
PR0		input selectors' power down: clearing this bit enables VREF regardless of DCs and input muxes powered on (0x0).	f the state of PR3.
PR1		ower-down. Also powers down the EQ circuitry. Clearing this bit enables all DACs and EQ powered on (0x0).	VREF regardless of the state of
PR2		power-down. (valid if PR7 = 0). og mixer powered on (0x0).	
PR3	are not powe	VREF_OUT pins power-down. May be used in combination with PR2 or by red down, setting this bit will have no effect on the VREF and will only porter on VREF_OUT pins powered on (0x0).	
PR4	must be allow PR4 bit contro	face power-down. The reference and the mixer can be either up or down wed to run to completion before PR5 and PR4 are both set. In multiple-cools the slave codec. In the slave codec the PR4 bit has no effect except to nk Interface powered on (0x0).	dec systems, the master codec's
PR5	and the mixed and PR4 are b	is disabled. fect unless all ADCs, DACs, and the AC-Link are powered down (for exame rean be either up or down, but all power-up sequences must be allowed both set. In multiple codec systems, the master codec's PR5 controls the street the master's PR5 bit is clear. Default: internal clocks enabled (0x0).	to run to completion before PR5
PR6		the headphone amplifiers. mp powered on (0x0).	
EAPD	EAPD	EAPD Pin Status	
	0	Sets the EAPD pin low, enabling an external power amplifier.	Default
	1	Sets the EAPD pin high, shutting the external power amplifier off.	
х	Reserved.		Default: 0

EXTENDED AUDIO ID (REGISTER 0x28)

The extended audio ID register identifies which extended audio features are supported. A nonzero extended audio ID value indicates one or more of the extended audio features are supported.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x28	Ext'd Audio ID	ID1	ID0	х	Χ	REV1	REV0	AMAP	LDAC	SDAC	CDAC	DSA1	DSA0	х	SPDF	DRA	VRA	0x0BC7

Table 90.

Register	Description			Setting	Setting Function							
VRA (RO)	Variable rate PC	M audio: read	only	= 1	Variable ra	te PCM audi	io supported					
SPDIF (RO)	SPDIF support:	read only		= 1	SPDIF trans	smitter supp	oorted (IEC958	3)				
DRA (RO)	Double rate aud	dio: read only		= 1	Double rate audio supported for DAC0 L/R							
DSA [1:0]	DAC slot assign	DAC slot assignment (read/write)										
		Fr	ont DAC	Surro	und DAC	C	/LFE DAC	Default				
	DSA [1:0]	Left	Right	Left	Right	Left	Right					
	00	3	4	7	8	6	9	Default				
	01	7 8 6 9 10 11										
	10	6	9	10	11	3	4					
	11	10	11	3	4	7	8					

Register	Description	Setting	Function
CDAC (RO)	PCM CENTER DAC: read only	= 1	PCM center DAC supported
SDAC (RO)	PCM Surround DAC: read only	= 1	CM Surround DACs supported
LDAC (RO)	PCM LFE DAC: read only	= 1	PCM LFE DAC supported
AMAP (RO)	Slot DAC mappings: read only	= 1	Codec ID based slot/DAC mappings
REV [1:0] (RO)	AC97 version: read only	= 10	Codec is AC '97, Revision 2.3-compliant
ID [1:0] (RO)	Codec configuration: read only	= 00	Primary AC '97
Х	Reserved		Default: 0

EXT'D AUDIO STAT/CTRL (REGISTER 0x2A)

The extended audio status and control register is a read/write register that provides status and control of the extended audio features.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x2A	Ext'd Audio Stat/Ctrl	х	х	PRK	PRJ	PRI	SPCV	х	LDAC	SDAC	CDAC	SPSA1	SPSA0	х	SPDIF	DRA	VRA	0x0xx0

Table 91.

Register	Function												
VRA	Enables variable	e rate audio mode. Enables sample rate registers and SLOTREQ signaling.											
(Variable Rate	VRA	VRA State	Default										
Audio)	0	Disabled, sample rate 48 kHz for all ADCs and DACs	Default										
	1	Enabled, ADCs and DACs can be set to variable sample rates											
DRA (Double Rate Audio)	conjunction wit PCM front samp DACs (surround determined by	es double-rate audio mode in which data from PCM L and PCM R in Output Sloth PCM L ($n+1$) and PCM R ($n+1$) data to provide DAC streams at twice the sable rate control register. When using the double rate audio, only the front DAC d, center, and LFE) are automatically powered down. The slot that contains the the DRSS [1:0] bits (0x20 D [11:10]). Note that DRA can be used without VRA, in to 96 kHz if DRA = 1.	mple rate designated by the s are supported and all other additional data is										
	DRA	DRA State	Default										
	0	Disabled, DACs sample at the programmed rate	Default										
	1	Enabled, DACs sample at twice (2×) the programmed rate											
SPDIF	SPDIF transmitt	er subsystem enable/disable bit (read/write).											
	high, if the SPD pulled high at p	ised to validate that the SPDIF transmitter output is actually enabled. The SPDI IF pin (48) is pulled down at power-up enabling the codec transmitter logic. If power-up, the transmitter logic is disabled and therefore this bit returns a low, ot available. This bit must always be read back, to verify that the SPDIF transmi	the SPDIF pin is floating or indicating that the SPDIF										
	SPDIF	Function											
	0	Disables the S/PDIF transmitter Default											
	1	Enables the S/PDIF transmitter											
	AC '97 Revision	evision 2.2 AMAP-compliant default SPDIF slot assignments.											
SPSA [1:0]	SPSA [1:0]	S/PDIF Slot Assignment											
(SPDIF Slot	00	3 and 4	Default										
Assignment Bits:	01	7 and 8											
(Read/Write))	10	6 and 9											
	11	10 and 11											
CDAC (RO)	CDAC	Center DAC Status											
(Center DAC	0	Center DAC not ready											
Status)	1	Center DAC section ready to receive data											
	0	Surround DAC not ready											
	1	Surround DAC section ready to receive data											
LDAC (RO)	LDAC	LFE DAC Status											
(LFE DAC	0	LFE DAC not ready											
Status)	1	LFE DAC section ready to receive data											
SPCV (RO)	Indicates the st	atus of the SPDIF transmitter subsystem, enabling the driver to determine if th	e currently programmed										

Register	Function		
(SPDIF	SPDIF config	uration is supported. SPCV is always valid, independent of the SPDIF enable bit s	tatus.
Configuration	SPCV	S/PDIF Configuration Status	
Valid)	0	Invalid SPDIF configuration (SPSA, SPSR, DAC slot rate, DRS)	
	1	Valid SPDIF configuration	
PRI	Actual status	reflected in the CDAC (0x3A D06) bit.	
(Center DAC	PRI	CENTER DAC Power Status	
Power-Down)	0	Power on center DAC	Default
	1	Power down center DAC	
PRJ	Actual status	reflected in the SDAC bit.	
(Surround	PRJ	Surround DACs Power Control	
DACs Power- Down)	0	Power on surround DACs	Default
DOWII)	1	Power down surround DACs	
PRK	Actual status	reflected in the LDAC bit.	
(LFE DAC	PRK	LFE DACs Power Control	
Power-Down)	0	Power on LFE DAC	Default
	1	Power down LFE DAC	
х	Reserved.		Default: 0

FRONT DAC PCM RATE (REGISTER 0x2C)

This read/write sample rate control register contains 16-bit unsigned value, representing the rate of operation in Hz. If the VRA bit (0x2A D00) is 0 this register is forced to 48 kHz (0xBB80). If VRA is 1, this register can be programmed with the actual sample rate.

To use 96 kHz in AC '97 mode set the double rate audio (DRA) bit (0x2A D01). When using DRA in AC '97, only the front DACs are supported and all other DACs (surround, center, and LFE) are automatically powered down.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x2C	Front DAC PCM Rate	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	0xBB80
	nate																	

Table 92.

Register	Function
R [15:0] (Sample Rate)	The sampling frequency range is from 7 kHz (0x01B58) to 48 kHz (0xBB80) in 1 Hz increments. If 0 is written to VRA, then the sample rates are reset to 48 kHz.

SURROUND DAC PCM RATE (REGISTER 0x2E)

This read/write sample rate control register contains a 16-bit unsigned value, representing the rate of operation in Hz. If the VRA bit (0x2A D00) is 0, this register is forced to 48 kHz (0xBB80). If VRA is 1, this register can be programmed with the actual sample rate.

If the DRA bit (0x2A D01) is set, the surround DAC is inoperative and automatically powered down.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x2E	SURR_1 DAC PCM Rate	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	0xBB80

Table 93.

Register	Function
R [15:0]	The sampling frequency range is from 7 kHz (0x01B58) to 48 kHz (0xBB80) in 1 Hz increments. If zero is written to VRA then the
(Sample	sample rates are reset to 48 kHz.
Rate)	

C/LFE DAC PCM RATE (REGISTER 0x30)

This read/write sample rate control register contains a 16-bit unsigned value, representing the rate of operation in Hz. If the VRA bit (0x2A D00) is 0 this register is forced to 48 kHz (0xBB80). If VRA is 1, this register can be programmed with the actual sample rate.

If the DRA bit (0x2A D01) is set, the C/LFE DAC is inoperative and automatically powered down.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x30	C/LFE DAC PCM Rate	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	0xBB80

Table 94.

Register	Function
R [15:0]	The sampling frequency range is from 7 kHz (0x01B58) to 48 kHz (0xBB80) in 1 Hz increments. If 0 is written to VRA then the
(Sample	sample rates are reset to 48 kHz.
Rate)	

ADC PCM RATE (REGISTER 0x32)

This read/write sample rate control register contains 16-bit unsigned value, representing the rate of operation in Hz. If the VRA bit (0x2A D00) is 0 (zero) this register is forced to 48 kHz (0xBB80). If VRA is 1, this register can be programmed with the actual sample rate.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x32	ADC 0 PCM	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	0xBB80
	Rate																	

Table 95.

Register	Function
R [15:0]	The sampling frequency range is from 7 kHz (0x01B58) to 48 kHz (0xBB80) in 1 Hz increments. If 0 is written to VRA then the
(Sample	sample rates are reset to 48 kHz.
Rate)	

C/LFE DAC VOLUME (REGISTER 0x36)

This register controls the CENTER/LFE DAC gain and mute to the output selector section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB.

Note that the left/right association of the center and LFE channels can be swapped at the codec outputs by setting the CSWP bit in Register 0x74. These controls remain unchanged regardless of the state of CSWP.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x36	C/LFE	LFEM	Х	Х	LFE4	LFE3	LFE2	LFE1	LFE0	CNTM	Х	Х	CNT4	CNT3	CNT2	CNT1	CNT0	0x8888
	DAC																	
	Volume																	

Table 96.

Register	Function									
CNT [4:0] (Center Volume)	Controls the bit represent		nel to the output selector section from +12.0	dB to –34.5 dB. The least significant						
	CNTM	CNT [4:0]	Function	Default						
	0	0 0000	+12 dB gain							
	0	0 1000	0 dB attenuation	Default						
	0	1 1111	-34.5 dB attenuation							
	1	x xxxx	Muted							
CNTM Center Mute)	Mutes the ce	nter channel.	•	Default: muted (0x1)						
_FE [4:0] [LFE Volume)	Controls the gain of the LFE channel to the output selector section from +12.0 dB to -34.5 dB. The least significant bit represents -1.5 dB.									
	LFEM									
	E1 E141	LFE[4:0]	Function							
	0	LFE[4:0] 0 0000	Function +12 dB gain							
				Default						
	0	0 0000	+12 dB gain	Default						
	0	0 0000 0 1000	+12 dB gain 0 dB attenuation	Default						
_FEM LFE Mute)	0	0 0000 0 1000 1 1111 x xxxx	+12 dB gain 0 dB attenuation -34.5 dB attenuation	Default Default: muted (0x1)						
	0 0 0 1	0 0000 0 1000 1 1111 x xxxx	+12 dB gain 0 dB attenuation -34.5 dB attenuation							

SURROUND DAC VOLUME (REGISTER 0x38)

This register controls the surround DAC gain and mute to the output selector section. The volume register contains five bits, generating 32 volume steps of -1.5 dB each for a range of +12.0 dB to -34.5 dB.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x18	Surround DAC Volume	LM	Х	Х	LV4	LV3	LV2	LV1	LV0	RM	Х	Х	RV4	RV3	RV2	RV1	RV0	0x8888

Table 97.

Register	Function											
L/RV [4:0] (Left/Right		Controls the left/right channel gains of this input to the output selector section from +12 dB to -34.5 dB. The least significant bit represents –1.5 dB.										
Volume)	L/RM	L/RV [4:0]	Function	Default								
	0	0 0000	+12 dB gain									
	0	0 1000	0 dB	Default								
	0	1 1111	-34.5 dB attenuation									
	1	x xxxx	Muted									
L/RM (Left/Right Mute)	Mutes the lo	eft/right channels indepe	endently.	Default: muted (0x1)								
х	Reserved.			Default: 0								

SPDIF CONTROL (REGISTER 0x3A)

Register 0x3A is a read/write register that controls SPDIF functionality and manages bit fields propagated as channel status (or subframe in the V-case). With the exception of V, this register should only be written to when the SPDIF transmitter is disabled (SPDIF bit in Register 0x2A is 0). This ensures that control and status information start up correctly at the beginning of SPDIF transmission.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x3A	SPDIF Control	V	VCFG	SPSR	х	L	CC6	CC5	CC4	CC3	CC2	CC1	CC0	PRE	COPY	/AUDIO	PRO	20000x

Table 98.

Register	Function											
PRO	Indicates pro	ofessional use of the audio stream.										
(Professional)	PRO	State		Default								
	0	Consumer use of channel		Default								
	1	Professional use of channel										
AUDIO	Indicates tha	t the data is PCM or another format (such	n as AC3).									
(Nonaudio)	/AUDIO	State										
	0	Data in PCM format		Default								
	1	Data in non-PCM format										
COPY	Allows receivers to make copies of the digital data.											
Copyright)	COPY	<u> </u>	State									
	0		Copyright asserted									
	1		Copyright not asserted									
PRE	Disables filter pre-emphasis.											
Pre-emphasis)	PRE	· , ·	State									
	0	Filter pre-emphasis is 50/15 µsec										
	1	· · · · · · · · · · · · · · · · · · ·	Filter pre-emphasis is $50/15~\mu sec$ Default No pre-emphasis									
CC [6:0]		d according to IEC standards, or as appro	oriato									
(Category Code)	Programmed	a according to IEC standards, or as appro-	oriate.									
L	Programmed	d according to IEC standards, or as appro	oriate.									
(Generation Level)												
SPSR	Chooses between 48.0 kHz and 44.1 kHz S/PDIF transmitter rate.											
(SPDIF Transmit	SPSR Transmit Sample Rate											
Sample Rate)	0	44.1 kHz										
	1	48.0 kHz		Default								
VCFG	When asserted, this bit forces the SPDIF stream validity flag (Bit 28 within each SPDIF L/R subframe) to be controlled by the											
(Validity Force Bit)		D15) in Register 0x3A (SPDIF control regis	•	Deart Default 0								
	VCFG	V	Validity Bit State	Reset Default: 0								
	0	0	Managed by codec error detection logic	Default								
	0	1	Forced high, indicating subframe data is invalid									
	1											
	1	0	Forced low, indicating subframe data is valid									
	1	1	Forced high, indicating subframe data is invalid									
I	This bit affec	ts the validity flag, (Bit 28 transmitted in	each SPDIF L/R subframe) and enables the SPDIF	transmitter to maintain								
(Validity)			t the VCFG bit (0x3A D14) will force the validity fla									
	(invalid). See	the VCFG bit description.										
	V	State										
	0	Each SPDIF subframe (L+R) has Bit	28 set to 1	Default								
		This tags both samples as invalid										
	1	Each SPDIF subframe (L+R) has Bit 28 set to 0 for valid data and 1 for invalid data (error condition)										
(Reserved.			Default: 0								

EQ CONTROL REGISTER (REGISTER 0x60)

Register 0x60 is a read/write register that controls equalizer function and data setup. The register also contains the biquad and coefficient address pointer, which is used in conjunction with the EQ data register (0x78) to set up the equalizer coefficients. The reset default disables the equalizer function until the coefficients can be properly set up by the software and sets the symmetry bit to allow equal coefficients for left and right channels.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x60	EQ Control	EQM	Х	Х	Х	Х	Х	х	х	SYM	CHS	BCA5	BCA4	BCA3	BCA2	BCA1	BCA0	0x8080

Table 99. Biquad and Coefficient Address Po	ointer
---	--------

Table 99. E	Biquad and Co	efficient Ad	dress Pointer				
BCA [5,0]	Biquad 0	Coef a0	BCA [5,0] = 011011	В	3 Siquad	Coef b1	BCA [5,0] = 101100
	Biquad 0	Coef a1	BCA [5,0] = 011010	B	3 Siquad	Coef b2	BCA [5,0] = 101011
	Biquad 0	Coef a2	BCA [5,0] = 011001				
	Biquad 0	Coef b1	BCA [5,0] = 011101	В	Biquad 4	Coef a0	BCA [5,0] = 101111
	Biquad 0	Coef b2	BCA [5,0] = 011100	В	Biquad 4	Coef a1	BCA [5,0] = 101110
				В	Biquad 4	Coef a2	BCA [5,0] = 101101
	Biquad 1	Coef a0	BCA [5,0] = 100000	В	Biquad 4	Coef b1	BCA [5,0] = 110001
	Biquad 1	Coef a1	BCA [5,0] = 011111	В	Biquad 4	Coef b2	BCA [5,0] = 110000
	Biquad 1	Coef a2	BCA [5,0] = 011110				
	Biquad 1	Coef b1	BCA [5,0] = 100010	В	3iquad 5	Coef a0	BCA [5,0] = 110100
	Biquad 1	Coef b2	BCA [5,0] = 100001	В	3iquad 5	Coef a1	BCA [5,0] = 110011
				B	3iquad 5	Coef a2	BCA [5,0] = 110010
	Biquad 2	Coef a0	BCA [5,0] = 100101	В	3iquad 5	Coef b1	BCA [5,0] = 110110
	Biquad 2	Coef a1	BCA [5,0] = 100100	B	3iquad 5	Coef b2	BCA [5,0] = 110101
	Biquad 2	Coef a2	BCA [5,0] = 100011				
	Biquad 2	Coef b1	BCA [5,0] = 100111	E	3iquad 6	Coef a0	BCA [5,0] = 111001
	Biquad 2	Coef b2	BCA [5,0] = 100110	E	3iquad 6	Coef a1	BCA [5,0] = 111000
				B	3iquad 6	Coef a2	BCA [5,0] = 110111
	Biquad 3	Coef a0	BCA [5,0] = 101010	В	Biquad 6	Coef b1	BCA [5,0] = 111011
	Biquad 3	Coef a1	BCA [5,0] = 101001	В	Biquad 6	Coef b2	BCA [5,0] = 111010
	Biquad 3	Coef a2	BCA [5,0] = 101000				

Table 100.

Register	Function											
CHS	Swaps the block	s that are used for symmetry coefficients. Only valid when the SYM bi	t is set.									
(Channel	CHS	Function	Default									
Select)	0	Selects left channel coefficients' data block	Default									
	1	Selects right channel coefficients' data block										
SYM	When set to 1 th	is bit indicates that the left and right channel coefficients are equal.										
(Symmetry)	This shortens the coefficients setup sequence since only the left channel coefficients need to be addressed and set up. The right channel coefficients are simultaneously copied into memory.											
	SYM	Function										
	0	Left and right channels can use different coefficients										
	1	Indicates that the left and right channel coefficients are equal	Default									
EQM (Equalizer		his bit disables the equalizer function (allows all data to pass through) ualizer function until the biquad coefficients can be properly set.	. The reset default sets this bit to 1,									
Mute)	EQM	Function										
	0	EQ is enabled.										
	1	EQ is disabled. Data will pass-through without change.	Default									
Х	Reserved.		Default: 0									

EQ DATA REGISTER (REGISTER 0x62)

This read/write register is used to transfer EQ biquad coefficients into memory. The register data is transferred to, or retrieved from, the address pointed by the BCA bits in the EQ CNTRL register (0x60). Data will only be written to memory, if the EQM bit (Register 0x60 Bit 15) is asserted.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x62	EQ	CFD15	CFD14	CFD13	CFD12	CFD11	CFD10	CFD9	CFD8	CFD7	CFD6	CFD5	CFD4	CFD3	CFD2	CFD1	CFD0	0xxxxx
	Data																	I

Table 101.

Register	Function
CFD [15:0]	The biquad coefficients are fixed point format values with 16 bits of resolution. The CFD15 bit is the MSB and the CFD0 bit is
(Coefficient	the LSB.
Data)	

MISC CONTROL BITS 2 (REGISTER 0x70)

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x70	Misc Control Bits 2	х	х	х	MVREF 2	MVREF 1	MVREF 0	х	х	MMDIS	Х	JSMAP	CVREF 2	CVREF 1	CVREF 0	х	х	0x0000

Table 102.

Register	Function								
CVREF [2:0] (C/LFE VREF_OUT Control)	Sets the voltage/state of the C/LFE VREF_OUT signal. VREF_OUT is used to power microphone style devices plugged into the connected jack circuitry. The VREF_OUT pin must be connected to both the left and right channels through external resistors to function properly. Selections other than those defined are invalid and should not be programmed.								
		C/LFE VREF_OUT Setting							
	CVREF [2:0]	5.0 AV _{DD}	Default						
	000	Hi-Z	Default						
	001	2.25 V							
	010	0 V							
	100 3.70 V								
JSMAP (Jack Sense Mapping)		orts two different methods of mapping the JACK_SENSE_A e from the default mapping to the alternate method.	/B resistor tree to bits JS [7:0]. Use						
	JSMAP	Function							
	0	Default jack sense mapping	Default						
	1	Alternate jack sense mapping							
MMDIS (Mono Mute Disable)	Disables the automatic muting of the MONO_OUT pin by jack sense events (see advanced jack sense bits JS [3:0] (0x76 D [05:04], 0x72 D [05:04]).								
	MMDIS	Function							
	0	Automute can occur	Default						
	1	Automute disabled							
MVREF [2:0] (MIC VREF_OUT)	plugged into the co	te of the microphone VREF_OUT signal. VREF_OUT is used to innected jack circuitry. The VREF_OUT pin must be connect external resistors to function properly. Selections other than rammed.	ed to both the left and right						
		MIC_1/2 VREF_OUT Setting							
	MVREF [2:0]	5.0 AV _{DD}							
	000	Hi-Z	Default						
	001	2.25 V							
	010	0 V							
	100	3.70 V							
Х	Reserved.		Default: 0						

JACK SENSE (REGISTER 0x72)

All register bits are read/write except for JS0ST and JS1ST, which are read only. Important: Refer to Table 103 to understand how JACK_SENSE_A and JACK_SENSE_B codec pins translate to JS1and JS0.

F	Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
()x72	Jack	JS1	JS1	JS0	JSMT	JSMT	JSMT	JS1	JS0	Х	Х	JS1	JS0	JS1	JS0	JS1	JS0	0x0000
		Sense	SPRD	DMX	DMX	2	1	0	EQB	EQB			MD	MD	ST	ST	INT	INT	

Table 103.

Register	Function									
JS0INT	Indicates JS0 ha	s generated an interrupt. Remains set until the software services JSO interrupt; tl	hat is, JS0 ISR should clear							
(JSO	this bit by writin									
Interrupt	Interrupts are go	enerated by valid state changes of JS pins.								
Status)		system is actually an OR combination of this bit and JS3 JS0 INT. Inplementation path is selected by the INTS bit (Register 0x74).								
		e to generate a software system interrupt by writing a 1 to this bit.								
	JSOINT	Read	Write							
	0	JSO did not generate interrupt	No operation							
	1	JSO generated interrupt	Clears JS0INT bit							
JS1INT	-	s generated an interrupt. Remains set until the software services JS1 interrupt; tl								
(JS1		ng a 0 to it. See the JSOINT description above for additional details.	nat 13, 331 131t should cical							
Interrupt	JS1INT	Read	Write							
Status)	0	JS1 did not generate interrupt	No operation							
	1	JS1 generated interrupt	Clears JS1INT							
JSOST (RO)	This bit always r	eports the logic state of JSO.	-							
(JS0 State)		sing, depending on the applications circuit, the logic state for jack sense pins ca								
		ware needs to be aware that this interprets the JS event as a plug in the out eve								
	JSOST	Function	Default							
	0	JS0 is low (0)								
	1	JS0 is high (1)								
JS1ST (RO) (JS1 State)	This bit always reports the logic state of JS1. MIC jack sensing, depending on the applications circuit, the logic state for JS pins can be the opposite to the other jacks.									
	JS1ST	Function								
	0	JS1 is low (0)								
	1	JS is high (1)								
JS0MD	This bit selects t	he operation mode for JS0.								
(JS0 Mode)	JSOMD	Function								
	0	Jack sense mode—JS0INT must be polled by software	Default							
	1	Interrupt mode—codec will generate an interrupt on JS0 event								
JS1MD	This bit selects t	he operation mode for JS1.								
(JS1 Mode)	JS1MD	Function								
	0	Jack sense mode—JS1INT must be polled by software	Default							
	1	Interrupt mode—codec will generate an interrupt on JS1 event								
JS0EQB	This bit enables	JS0 to control the EQ bypass. When this bit is set to 1, $JS0 = 1$ will cause the EQ t	to be bypassed.							
(JS0 EQ	JS0EQB	Function								
Bypass	0	JS0 does not affect EQ	Default							
Enable)	1	JS0 = 1 will cause the EQ to be bypassed								
JS1EQB	This bit enables	JS1 to control the EQ bypass. When this bit is set to 1, JS1=1 will cause the EQ to	be bypassed.							
(JS1 EQ	JS1EQB	Function								
Bypass Enable)	0	JS1 does not affect EQ	Default							
LUAUIEI	1	JS1 = 1 will cause the EQ to be bypassed								

Register	Function								
JSMT [2,0] (JS Mute Enable selector)	These three bits select	and enable the jack sense muting action. See Table 104.							
JS0DMX (JS0 Down- Mix Control Enable)	audio. The mix can the down-mix conversion.	control the down-mix function. This function allows a digital mix of 6-chan to be routed to the stereo LINE_OUT or HP_OUT jacks. When this bit is set to See the DMIX description in Register 0x76. The DMIX bits select the down-function to be activated.	o 1, JS0 = 1 will activate the						
	JS0DMX	Function							
	0	JS0 does not affect down mix	Default						
	1	JS0 = 1 activates the 6- to 2-channel down mix							
JS1DMX (JS1 Down-	This bit enables JS1 to control the down-mix function (see the JS0DMx description above). When this bit is set to 1, JS1 = 1 will activate the down-mix conversion.								
Mix Control	JS1DMX	Function	_						
Enable)	0	JS1 does not affect down-mix	Default						
	1	JS1 = 1 activates the 6- to 2-channel down-mix							
JSSPRD (JS Spread control	can also force the Spre	channel to 6-channel audio spread function when JSs are active (Logic State and function without being gated by the jack senses. Please see this bit's de ding of the Spread function.							
enable)	JSSPRD	Function							
	0	JS1 does not affect spread	Default						
	1	J10 = 1 activates spread							
Х	Reserved.		Default: 0						

Table 104. Jack Sense Mute Selections (JSMT)

REF	JS1	JSO	JSMT2	JSMT1	JSMTO	HP OUT	LINE	C/LFE OUT	SURR	MONO OUT	NOTES
0	OUT (0)	OUT (0)	0	0	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	JS0 and JS1 ignored
1	OUT (0)	IN (1)	0	0	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	
2	IN (1)	OUT (0)	0	0	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	
3	IN (1)	IN (1)	0	0	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	
4	OUT (0)	OUT (0)	0	0	1	ACTIVE	FMUTE	FMUTE	FMUTE	ACTIVE	JS0 no mute action
5	OUT (0)	IN (1)	0	0	1	ACTIVE	FMUTE	FMUTE	FMUTE	ACTIVE	JS1 mutes mono and enables LINE_OUT + SURR_OUT + C/LFE
6	IN (1)	OUT (0)	0	0	1	ACTIVE	ACTIVE	ACTIVE	ACTIVE	FMUTE	
7	IN (1)	IN (1)	0	0	1	ACTIVE	ACTIVE	ACTIVE	ACTIVE	FMUTE	STANDARD 6 CHAN CONFIG
8	OUT (0)	OUT (0)	0	1	0	FMUTE	ACTIVE	FMUTE	FMUTE	ACTIVE	JS0 no mute action, SWAPPED HP_OUT and LINE_OUT
9	OUT (0)	IN (1)	0	1	0	FMUTE	ACTIVE	FMUTE	FMUTE	ACTIVE	JS1 mutes mono and enables HP_OUT + SURR_OUT + C/LFE
10	IN (1)	OUT (0)	0	1	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE	FMUTE	
11	IN (1)	IN (1)	0	1	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE	FMUTE	Standard six Channel Configuration no swap
12	OUT (0)	OUT (0)	0	1	1	**	**	**	**	**	**Reserved
13	OUT (0)	IN (1)	0	1	1	**	**	**	**	**	
14	IN (1)	OUT (0)	0	1	1	**	**	**	**	**	
15	IN (1)	IN (1)	0	1	1	**	**	**	**	**	
16	OUT (0)	OUT (0)	1	0	0	ACTIVE	FMUTE	FMUTE	FMUTE	ACTIVE	JS0 = 0 and JS1 = 0 enables MONO
17	OUT (0)	IN (1)	1	0	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE	FMUTE	JS1 = 1 enabled FRONT only
18	IN (1)	OUT (0)	1	0	0	ACTIVE	FMUTE	FMUTE	FMUTE	FMUTE	JS0 = 1 and JS1 = 0 enables all rear
19	IN (1)	IN (1)	1	0	0	ACTIVE	FMUTE	FMUTE	FMUTE	FMUTE	6 CHAN CONFIG with front jack wrap back

REF	JS1	JSO	JSMT2	JSMT1	JSMTO	HP OUT	LINE	C/LFE OUT	SURR	MONO OUT	NOTES
20	OUT (0)	OUT (0)	1	0	1	FMUTE	FMUTE	FMUTE	FMUTE	ACTIVE	JS0 no mute action
21	OUT (0)	IN (1)	1	0	1	FMUTE	FMUTE	FMUTE	FMUTE	ACTIVE	JS1 mutes mono and enables all rear.
22	IN (1)	OUT (0)	1	0	1	ACTIVE	ACTIVE	ACTIVE	ACTIVE	FMUTE	
23	IN (1)	IN (1)	1	0	1	ACTIVE	ACTIVE	ACTIVE	ACTIVE	FMUTE	Standard six channel
											configuration swapped HP_OUT and LINE_OUT
24	OUT (0)	OUT (0)	1	1	0	**	**	**	**	**	**RESERVED
25	OUT (0)	IN (1)	1	1	0	**	**	**	**	**	
26	IN (1)	OUT (0)	1	1	0	**	**	**	**	**	
27	IN (1)	IN (1)	1	1	0	**	**	**	**	**	
28	OUT (0)	OUT (0)	1	1	1	**	**	**	**	**	**RESERVED
29	OUT (0)	IN (1)	1	1	1	**	**	**	**	**	
30	IN (1)	OUT (0)	1	1	1	**	**	**	**	**	
31	IN (1)	IN (1)	1	1	1	**	**	**	**	**	

FMUTE = Output is forced to mute independent of the respective volume register setting.

ACTIVE = Output is not muted and its status is dependent on the respective volume register setting.

OUT = Nothing is plugged into the jack and therefore the JS status is 0 (via the load resistor pull-down action).

IN = Jack has plug inserted and therefore the JS status is 1 (via the codec JS pin internal pull-up).

SERIAL CONFIGURATION (REGISTER 0x74)

When Register 0x00 is written (soft reset) the SLOT 16, REGM [2:0], SPOVR, SPAL, SPDZ, and SPLNK bits do not reset. All bits are reset on a hardware reset or power-on reset.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x74	Serial Configuration	SLOT 16	REGM2	REGM1	REGM0	REGM3	OMS2	OMS1	OM0	SPOVR	LBKS1	LBKS0	INTS	CSWP	SPAL	SPDZ	SP LNK	0x1001

Table 105.

Register	Function	on Default							
SPLNK (S/PDIF		PDIF to link with the front DACs for da ate because they both generate data r							
LINK)	SPLNK	Function							
	0	S/PDIF and front DACs are	not linked						
	1	S/PDIF and front DACs are	linked	Default					
SPDZ (S/PDIF	Sets data fill mode set to the same rate	for S/PDIF transmitter FIFO under-run te.	s. When this bit is set to on (1),	the S/PDIF and ADC rates should be					
DACZ)	SPDZ	On Under-Runs							
	0	Repeat last sample out the	S/PDIF stream	Default					
	1	Forces midscale sample ou	t the S/PDIF stream						
SPAL	SPAL	S/PDIF Transmitter Source	e						
(S/PDIF	0	Connected to the AC-LINK	stream	Default					
ADC Loop Around)	1	Connected to the digital A	DC stream						
(CSWP Center/LFE Swap)		hese channels internal to the codec. Th	annels. Some systems have a swapped external connection for the center and LFE channels. Sett hannels internal to the codec. The center and LFE controls do not change and remain at the sam ments.						
	CSWP	CENTER Pin	LFE Pin						
	0	Center channel	LFE channel	Default					
	1	LFE channel	Center channel						

Register	Function		Default
INTS		io interrupt implementation path. Note that this bit does not ge	nerate an interrupt, rather it steers the
(Interrupt Mode	path of the generated	Interrupt Mode	
Select)	0	Bit 0 Slot 12 (modem interrupt)	Default
	1	Slot 6 valid bit (MIC ADC interrupt)	Deladit
LBKS [1:0]	<u> </u>	nternal digital loop-back path when LPBK bit is active (see Regis	ter 0v20)
Loop-Back	LBKS [1:0]	Interrupt Mode	(CC 0X20).
Selection	00	Loop back through the front DACs	Default
	01	Loop back through the surround DACs	Deladie
	10	Loop back through the center and LFE DACs (center DAC loops back from the ADC left channel, the LFE DAC from the ADC right channel)	
	11	Reserved	
SPOVR	Use this bit to enable	S/PDIF operation even if the external S/PDIF detection resistor is	s not installed.
(S/PDIF	SPOVR	S/PDIF Detection	
Enable Override)	0	External resistor determines the presence of S/PDIF	Default
	1	Enable S/PDIF operation	
OMS [2:0] Optional	Selects the source of to MS (0x20 D08), and M	the microphone gain boost amplifiers. These bits work in conjuc IMIX (0x7A D08) bits.	tion with the 2CMIC (0x76, D06),
Microphone	OMS [2:0]	Left Channel	
Selector	000	MIC pins	Default
	001	LINE_IN pins	
	01x	C/LFE pins	
	100	Mix of MIC and C/LFE pins	
	101	Mix of MIC and LINE_IN pins	
	110	Mix of LINE_IN and C/LFE pins	
	111	Mix of MIC, LINE_IN and C/LFE pins	
REGM [3:0]	Bit mask indicating w	hich codec is being accessed in a chained codec configuration.	
	REGM0—Master code	ec register mask	Default
	REGM1—Slave 1 code	ec register mask	
	REGM2—Slave 2 code	ec register mask	
	REGM3—Slave 3 code	ec register mask	
SLOT 16	Enable 16-bit slot mo DSP serial port interfa	de: SLOT16 makes all AC link slots 16 bits in length, formatted in cing.	to 16 slots. This is a preferred mode for
	SLOT 16	Function	
	0	Standard AC '97 operation	Default
	1	All ac link S slots are 16 bits	
х	Reserved		Default: 0

MISC CONTROL BITS 1 (REGISTER 0x76)

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x76	Misc Control Bits 1	DACZ	AC97NC	MSPLT	SODIS	CLDIS	х	DMIX1	DMIX0	SPRD	2CMIC	SOSEL	SRU	LISEL1	LISELO	MBG1	MBG0	6010

Table 106.

Register	Function		
MBG [1:0] (MIC Boost Gain Select Register)	and MIC_2 pream	ow changing both MIC preamp gain blocks from the nominal 20 dB gain boops will be set to the same selected gain. This gain setting takes affect only we e register (0x0E) is set to 1, otherwise the MIC boost blocks have a gain of 0	hile Bit D6 (M20)
	MGB [1:0]	Microphone Boost Gain Defa	ault
	00	20 dB Defa	ult
	01	10 dB	
	10	30 dB	
	11	Reserved	
LISEL [1:0]	Selects the source	of the internal LINE_IN signals.	
(LINE_IN Selector)	LISEL [1:0]	LINE_IN Selection	
	00	LINE_IN pins Defa	ult
	01	SURROUND pins—Places surround outputs in Hi-Z state	
	1x	MIC_1/2 pins	
SRU	Controls all DAC sa	ample rate locking.	
(Sample Rate Unlock)	SRU	Surround State	
	0	All DAC sample rates are locked to the front sample rate	
	1	Front, surround, and LFE sample rates can be set independently Defa	ult
SOSEL	Selects either the	surround DAC or analog mixer as the source driving the SURROUND output	pin amplifier.
Surround Amplifier aput Selection)	SOSEL	Surround Source	
	0	Surround DACs Defa	ıult
	1	Analog Mixer	
2CMIC (2-Channel MIC Select)	microphone select	on with the OMS [2:0] (0x74 D10:08]), MS (0x20 D08), and MMIX (0x7A D02) I tion. This bit enables simultaneous recording from MIC_1 and MIC_2 inputs . If the MMIX (0x7A D02) bit is set, this bit is ignored.	oits to set the , using a stereo
	2CMIC	2 Channel MIC State	
	0	Both outputs are driven by the left channel of the selector Defa	ult
	1	Stereo operation, the left and right channels are driven separately	
SPRD (Spread Enable)	analog section by channels. The jack	oreading of 2-channel media to all 6-output channels. This function is implei using the output selector control lines for the center/LFE, surround, and LIN sense pins can also be set up to control (gate) this function, depending on). The SPRD bit operates independently and does not affect the LOSEL and I	IE_OUT output the JSSPRD bit
	SPRD	Spread State	
	0	No spreading occurs unless activated by jack sense Defa	ult
	1	The SPDR selector drives the center and LFE outputs from the MONO_OUT	
CLDIS (C/LFE Output Enable)		state of the SURROUND_L/R output pins. Pins are placed into a Hi-Z mode be selected as inputs to the MIC_1/2 selector (see the OMS [2:0] Bits 740x D [10	
	CLDIS	C/LFE Output State	
		1	
	0	Outputs enabled Defa	ıult

Register	Function									
DMIX [1:0] (DOWN MIX Mode Select)	the full content of 5.1 or q	xing of the center, LFE, and/or surround channels into the mix uad media to be played through stereo headphones or speal rol (gate) this function depending on the JS0DMx and JS1DM	kers. The jack sense pins							
	DMIX [1:0]	Down-Mix State	Default							
	0x	No down-mix unless activated by jack sense	Default							
	10	Selects 6-to-4 down mix. The center and LFE channels are summed equally into the Mixer L/R channels								
	11	Selects 6-to-2 down mix. In addition to the center and LFE channels, the SURROUND channels are summed into the mixer L/R channels								
SODIS (Surround Output		the SURROUND output pins. Pins are placed into a Hi-Z mode inputs to the LINE_IN selector (see the LISEL [1:0] bits 0x76 D								
Enable)	CLDIS	SURROUND_OUT State								
	0	Outputs enabled	Default							
	1	Outputs three-stated (Hi-Z)								
MSPLT (RO) (Mute Split)	Separates the left and right mutes on all volume registers. This bit is read-only 1 (one) on the AD1986A, indicating that mute split is always enabled.									
AC '97NC (RO) (AC '97 No Compatibility Mode) Changes addressing to ADI model (vs. true AC '97 definition). This bit is read-only 1 (one) on the AD198 indicating that ADI addressing is always enabled.										
DACZ	Determines DAC data fill under starved condition.									
(DAC Zero-Fill)	DACZ	DAC Fill State								
	0	DAC data is repeated when DACs are starved for data Default								
	1	DAC data is zero-filled when DACs are starved for data								
Х	Reserved.		Default: 0							

ADVANCED JACK SENSE (REGISTER 0x78)

All register bits are read/write except for JSxST bits, which are read only. **Important:** Refer to Table 116 to understand how JACK_SENSE_A and JACK_SENSE_B codec pins translate to JS7...JS2.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x78	Advanced	JS7	JS7	JS6	JS6	JS5	JS5	JS4	JS4	JS4-	Х	JS3	JS2	JS3	JS2	JS3	JS2	0xxxxx
	Jack Sense	ST	INT	ST	INT	ST	INT	ST	INT	7H		MD	MD	ST	ST	INT	INT	

Table 107.

Register	Function										
JS [7:2] INT	clear this bit b Interrupts are Interrupt to th Interrupt impl	JSx has generated an interrupt. Rema y writing a 0 to it. generated by valid state changes of J e system is actually an OR combinatio ementation path is selected by the IN ole to generate a software system into	on of this bit and JS7 JS0 INT. TS bit (Register 0x74).	pt; that is, JSx ISR should							
	JS [7:4] INT	Read	Write	Default							
	0	JSx logic is not interrupted	JSx logic is not interrupted Clears JSx interrupt Defa								
	1	Sx logic interrupted	Generates a software interrupt								
JS [7:4] ST (RO)	This bit always i	reports the logic state of JS7 through	JS4 detection logic.								
	JS [7:4] ST	Jack State									
	0	No jack present									
	1	Jack detected									
JS [3:2] MD	This bit selects	the operation mode for JS2 and JS3.									
	JS [3:2] MD	Interrupt Mode									
	0	Jack Sense Mode—jack sense state	requires software polling	Default							
	1	Interrupt Mode—jack sense events	s will generate interrupts								
JS [4–7] Interrupt		the audio interrupt implementation p of the generated interrupt.	udio interrupt implementation path (for JS4 to 7). This bit does not generate an interrupt, rather it generated interrupt.								
Mode Select	JS4 to 7	Interrupt Mode—JS4 to 7									
	0	Bit 0 Slot 12 (modem interrupt)	Bit 0 Slot 12 (modem interrupt) Defau								
	1	Slot 6 valid bit (MIC ADC interrupt)									
х	Reserved			Default: 0							

MISC CONTROL BITS 3 (REGISTER 0x7A)

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x7A	Misc Control	JSINVB	HPSEL1	HPSEL0	LOSEL	JSINVA	LVREF 2	LVREF1	LVREF 0	х	х	х	LOHPEN	GPO	MMIX	X	х	0x0000
	Bits 3																	

Table 108.

Register	Function		
MMIX			IS [2:0] (0x74 D10:08), MS (0x20 D08), and 2CMIC (0x76 D06) bits to mix the microphone MMIX bit is set, the 2CMIC and MS bits are ignored.
	MMIX	Function	Default
	0	Microphone channels are not mixed	Default
	1	The left/right chann	els from the microphone selector are mixed
		Sets the state of the	GPO pin
GPO	GPO	Function	
	0	GPO pin is at logic low (DVss)	Default
	1	GPO pin is at logic high (DV _{DD})	

Register	Function	
LOHPEN		e headphone drive on the LINE_OUT pins. Disabling the headphone drive is the same as powering it down (see (0x26 D14)).
	LOHPEN	Function
	0	LINE_OUT Default headphone drive is disabled
	1	LINE_OUT headphone drive is enabled
LVREF [2:0]	Sets the vo	oltage/state of the LINE_IN VREF_OUT signal. VREF_OUT is used to power microphone style devices plugged into
(Line In VREF_OUT)	the connec	cted jack circuitry. The VREF_OUT pin must be connected to both the left and right channels through external of function properly. Selections other than those defined are invalid and should not be programmed.
		LINE_IN VREF_OUT Setting
	LVREF [2:0]	5.0 AV _{DD}
	000	Hi-Z Default
	001	2.25 V
	010	OV
	100	3.70 V
LOSEL (LINE_OUT Amplifiers	to allow sw	ows the LINE_OUT output amplifiers to be driven by the mixer or the surround DACs. The main purpose for this is vapping of the front and surround channels to make better use of the SURR/HP_OUT output amplifiers. This bit smally be used in tandem with the HPSEL bit (following in table).
Input Select)	LOSEL	LINE_OUT Select
	1	LINE_OUT Default amplifiers are driven by the analog mixer outputs LINE_OUT amplifiers are driven by the surround DAC
JSINVA	SENSE_A: S	Select the style of switch used on the audio jacks connected to Sense A.
Jack Sense Invert	JSINVA	Jack Sense Invert—SENSE_A
erc	0	SENSE_A Default configured for normally-open (NO) switches
	1	SENSE_A configured for normally-closed (NC) switches
HPSEL [1:0]	This bit allo	ows the headphone power amps to be driven from the surround DACs, C/LFE DACs, or from the mixer outputs.
(Headphone	HPSEL	
Amplifier	[1:0]	HP_OUT Selection
Input Select)	00	Outputs are Default driven by the mixer outputs
	01	Outputs are driven by the surround DACs
	1x	Outputs are driven by the C/LFE DACs

Register	Function	
JSINVB	SENSE_B: S	elect the style of switch used on the audio jacks connected to Sense B.
(Jack Sense	JSINVB	Jack Sense Invert—SENSE_B
Invert)	1	JACK_SENSE_B Default configured for normally-open (NO) switches JACK_SENSE_B configured for normally-closed (NC) switches
х	Reserved.	Default: 0

VENDOR ID REGISTERS (REGISTER 0x7C to 0x7E)

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x7	C Vendor ID 1	F7	F6	F5	F4	F3	F2	F1	F0	S7	S6	S5	S4	S3	S2	S1	S0	0x4144
0x7	E Vendor ID 2	T7	T6	T5	T4	T3	T2	T1	T0	REV7	REV6	REV5	REV4	REV3	REV2	REV1	REV0	0x5378

Table 109.

Register	Function
S [7:0]	This register is ASCII encoded to A.
F [7:0]	This register is ASCII encoded to D.
T [7:0]	This register is ASCII encoded to S.
REV [7:0]	This register is set to 0x78, identifying the AD1986A.

CODEC CLASS/REVISION REGISTER (REGISTER 0x60)

1	Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
(0x601	Codec	Х	Х	Х	CL4	CL3	CL2	CL1	CL0	RV7	RV6	RV5	RV4	RV3	RV2	RV1	RV0	0x0002
		Class/Rev																	

Table 110.

Register	Function		Default
RV [7:0] (Revision ID: (RO))	value. This field s	y a device specific revision identifier. The vendor chooses this value. Zero is an acceptable should be viewed as a vendor defined extension to the codec ID. This number changes stepping of the same codec ID. This number will increment with each stepping/rev. of the	
CL [4:0] (Codec Compatibility Class (RO))	compatibility for to determine ver	Il return 0x00 from this register. This is a codec vendor specific field to define software the codec. Software reads this field together with codec vendor ID (Register 0x7C-0x7E) and or-specific programming interface compatibility. Software can rely on vendor specific r to be compatible among vendor codecs of the same class.	
	0x00	Field not implemented	
	0x01-0x1F	Vendor-specific compatibility class code	
х	Reserved.		Default: 0

PCI SUBSYSTEM VENDOR ID REGISTER (REGISTER 0x62, PAGE 01)

This register is only reset by power-on. It is used by the BIOS to store configuration information (per AC '97 Revision 2.3 specification) and must not be reset by soft or hardware resets.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x621	PCI SVID	PVI15	PVI14	PVI13	PVI12	PVI11	PVI10	PVI9	PVI8	PVI7	PVI6	PVI5	PVI4	PVI3	PVI2	PVI1	PVI0	0xFFFF

Table 111.

Register	Function
PVI [15:0]	Optional per AC '97 specifications, should be implemented as read/write on AD1986A.
PCI Sub	This field provides the PCI subsystem vendor ID of the audio or modem subassembly vendor (that is, CNR manufacturer,
System	motherboard vendor). This is not the codec vendor PCI vendor ID or the AC '97 controller PCI vendor ID. If data is not
Vendor ID	available it returns 0xFFFF.

PCI SUBSYSTEM DEVICE ID REGISTER (REGISTER 0x64, PAGE 01)

This register is only reset by power-on. It is used by the BIOS to store configuration information (per AC'97 v2.3 specification) and must not be reset by soft or hardware resets.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x64	I PCI SID	PI15	PI14	PI13	PI12	PI11	PI10	PI9	PI8	PI7	PI6	PI5	PI4	PI3	PI2	PI1	PI0	0xFFFF

Table 112.

Register	Function
PI [15:0]	Optional per AC '97 specifications, should be implemented as read/write on the AD1986A. This field provides the PCI
(PCI Vendor	subsystem ID of the audio or modem subassembly (that is, CNR model, motherboard SKU). This is not the codec vendor PCI
ID)	ID or the AC '97 controller PCI ID. Information in this field must be available, because the AC '97 controller reads when the
	codec ready is asserted in the AC link. If data is not available, it should return 0xFFFF.

FUNCTION SELECT REGISTER (REGISTER 0x66, PAGE 01)

This register is used to select which function (analog I/O pins), information and I/O (0x6801), and sense (0x6A01) registers apply to it.

The AD1986A associates FC = 0x0 with surround functions and FC = 0x01 with front functions. These are changed in the AD1986A to align with the device pinout and to separate LINE_OUT functions.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x661	Function	Х	х	х	х	х	х	Х	Х	Х	Х	Х	FC3	FC2	FC1	FC0	T/R	0x0000
	Select																	

Table 113.

Register	Function		
T/R (FIP or Ring Selection Bit)	selector bit tog confirm selecti should report t	nich jack conductor the sense value is measured from. Software pether with the I/O number in bits FC [3:0]. Once software progron and implementation, it will access the rest of the bits fields in the relevant function and sense information when T/R is set to 0 0x68, Bit 0 reports no function information present) when T/R is	rams the value and properly reads it back to n the descriptor. Mono inputs and outputs O (tip). The FIP bit should report 0 (Page
	T/R	Function	
	0	Tip (left channel)	Default
	1	Ring (right channel)	
FC [3:0] Function Code Bits	AC '97 Revision with the tip/rin implementation	cify the type of audio function described by this page. These bit in 2.2 defined I/O capabilities. Software will program the corresp ing selector bit T/R. Once software programs the value and propon, it will access the rest of the bits fields in the descriptor.	onding I/O number in this field together erly reads it back to confirm selection and
	FC [3:0]	Function	Default
	0x0	DAC 1 (master out). maps to front DACs (L/R)	Default
	0x1	DAC 2 (AUX out). maps to surround DACs (L/R)	
	0x2	DAC 3 (C/LFE). maps to C/LFE DACs	
	0x3	S/P-DIF out	
	0x4	Phone in	
	0x5	MIC_1 (Mic select = 0)	
	0x6	MIC_2 (Mic select = 1)	
	0x7	Line in	
	0x8	CD in	
	0x9	Video in	Not supported on the AD1986A
	0xA	Aux in	
	0xB	Mono out	
	0xC	Headphone ut	
	0xD-0xF	Reserved	
Х	Reserved.		Default: 0

INFORMATION AND I/O REGISTER (REGISTER 0x68, PAGE 01)

This address represents multiple registers (one for each supported function code (FC [3:0] bits (0x66 D [04:01])). These values are only reset by power-on. It is used by the BIOS to store configuration information (per AC '97 Revision 2.3 specifications) and must not be reset by soft or hardware resets.

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x681	Information and I/O	G4	G3	G2	G1	G0	INV	DL4	DL3	DL2	DL1	DL0	IV	Х	х	х	FIP	0xxxxx

Table 114.

Register	Function							
FIP (RO) (Function Information Present)	Register 0x6 ST [2:0] bits and sense in	alt. When set to a 1, this bit indicates that the G [4:0], INV, DL [4:0] (in Register 0x681), and ST [2:0] (in 6A1) bits are supported and are read/write capable. This bit set to a 0 indicates that the G [4:0], INV, DL [4:0], and are not supported, and are read-only with a value of 0. Mono inputs and outputs report the relevant function information when T/R is set to 0 (tip). The FIP bit reports a 0 (Page 0x01, Register 0x68, Bit 0 reports no function present) when T/R is set to a 1 on a mono input or output.						
	FIP	Function						
	0	Function information not supported Power-on default						
	1	Function information supported						
IV (Information	Indicates w codec.	nether a sensing method is provided by the codec and if information field is valid. This field is updated by the						
Valid Bit)	IV	/ Function						
	0	After codec reset de-assertion, it indicates the codec does not provide sensing logic and this bit will be read-only. A completed sense cycle indicates that no information is provided on the sensing method.						
	1	After codec reset de-assertion, it indicates the codec provides sensing logic for this I/O and this bit is read/write. After clearing this bit by writing 1, when a sense cycle is completed indicates that there is valid information in the remaining descriptor bits. Writing 0 to this bit has no effect.						
DL [4:0] (Buffer Delays, Read/Write)	the codec. To Software wirecorded. To AC link fram this is from to analog prate, with medelay and F	epresenting a delay measurement for the input and output channels. The default value is the delay internal to The BIOS can add to this value the known delays external to the codec, such as for an external amplifier or logic. Il use this value to accurately calculate audio stream position with respect to what is been reproduced or nese values are in 20.83 microsecond (1/48000 second) units. For output channels, this timing is from the end of it in which the sample is provided, until the time the analog signal appears at the output pin. For input streams, when the analog signal is presented at the pin until the representative sample is provided on the AC link. Analog aths are not considered in this measurement. The measurement is a typical measurement, at a 48 kHz sample inimal in-codec processing (that is, 3D effects are turned off.) An example of an audio output delay is filter group IFO or other sample buffers in the path. When an audio PCM sample is written to the codec in an AC '97 frame it yed before the output pin is updated to that value.						
	DL [4:0]	Function						
	0x00	Information not provided						
	0x01-0x1E	Buffer delay: 20.83 μs per unit						
	0x1F	Reserved						
INV (Inversion		at the codec presents a 180° phase shift to the signal. This bit is only reset by a power-on reset, since it is typically he system BIOS and is not reset by codec hard or soft resets as long as power remains applied to the codec.						
Bit,	INV	Function						
D I /\ \ / ! +								
Read/Write, Codec	0	No phase shift						

Register	Function								
G [4:0] (Gain Bits (Read/Write))	The codec updates these bits with the gain value (dB relative to level-out) in 1.5 dBV increments, not including the volume control gains. For example, if the volume gain is to 0 dB, then the output pin should be at the 0 dB level. Any difference in the gain is reflected here. When relevant, the BIOS updates this bit to take into consideration external amplifiers or other external logic that it knows about. G [3:0] indicates the magnitude of the gain. G [4] indicates whether the value is a gain or attenuation—essentially it is a sign bit. These bits are only reset by a power-on reset because they are typically written by the system BIOS and are not reset by codec hard or soft resets as long as power remains applied to the codec.								
	G4 G [3:0] Gain/Attenuation (dB Relative to								
	0	0000	0 dB						
		0001	+1.5 dB						
	0		+1.5 dB × G [3:0]						
		1111	+24.0 dB						
		0001	−1.5 dB						
	1		$-1.5 \text{ dB} \times \text{G}$ [3:0]						
		1111	-24.0 dB						
	х	Reserved	Default: 0						

SENSE REGISTER (REGISTER 0x6A, PAGE 01)

This address represents multiple registers (one for each supported function code (FC [3:0] bits (0x66 D [04:01])). The ST [2:0] bits are only reset by power-on. They are used by the BIOS to store configuration information (per AC '97 Revision 2.3 specifications) and must not be reset by soft, hard, or hardware resets. The remaining bits are the result of the last sense operation performed by the impedance sensing circuitry.

•		D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
		ST2	ST1	ST0	S4	S3	S2	S1	S0	OR1	OR0	SR5	SR4	SR3	SR2	SR1	SR0	0xxxxx
	er		ST1	ST0	S4		S2	S1	S0	OR1	OR0	SR5	SR	4	4 SR3	4 SR3 SR2	4 SR3 SR2 SR1	4 SR3 SR2 SR1 SR0

Table 115.

Register	gister Function							
SR [5:0] (RO) (Sense Result Bits, RO)		used to report a vendor specific fingerprint or value (resistance, impedance, or ed with the OR bits which are the multiplying factor.	Default: 0					
OR [1:0] (RO) (Order Bits)	These bits indicate the order the sense result bits SR [5:0] are using. For example, if measuring resistance SR = $1/OR = 11$: the result is $1 \text{ k}\Omega$.							
	OR [1:0]	Order Value						
	00	100—SR bits indicate the actual impedance in ohms	Default					
	01	10^{1} —SSR bits indicate the impedance in ohms \times 10						
	10	10^2 —SR bits indicate the impedance in ohms \times 100						
	11	10^3 —SSR bits indicate the impedance in ohms \times 1,000						
S [4:0] (RO)	Sensed bits meaning relates to the I/O being sensed as input or output. Read-only. Sensed bits (when output sense cycle initiated). This field allows for the reporting of the type of output peripheral/device plugged in the jack. Values specified below should be interrogated with the SR [5:0] and OR [1:0] for accurate reporting.							
	S [4:0]	Sense Value						
	0x00	Data not valid. Indicates that the reported value(s) is invalid						
	0x01	No connection. Indicates that there are no connected devices	Default					
	0x02	Indicates a specific fingerprint value for devices that are not specified or are unknown						
	0x03	Speakers (8 Ω)						
	0x04	Speakers (4 Ω)						
	0x05	Powered speakers						
	0x06	Stereo headphone						
	0x07	SPDIF out (electrical)						
	0x08	SPDIF out (TOS)						

Register	Function		Default
	0x09	Mono headset (mono speaker left channel and mic. Read Functions 5 and 6 for matching microphone)	
	0x0A	Allows a vendor to report sensing other type of devices/peripherals. SR [5:0] together with OR [1:0] provide information regarding the type of device sensed	
	0x0B-0x0E	Reserved	
	0x0F	Unknown (use fingerprint)	
	0x10-0x1F	Reserved	
S [4:0] (RO)		en input sense cycle initiated). This field allows for the reporting of the type of input pack. Specified values should be interrogated with the SR [5:0] and OR [1:0] bits for acc	
	ST [2:0]	Sense Value	
	0x10	Data not valid. Indicates that the reported value(s) is invalid	
	0x11	No connection. Indicates that there are no connected devices	Default
	0x12	Indicates a specific fingerprint value for devices that are not specified or are unknown	
	0x13	Microphone (mono)	
	0x14	Microphone (stereo)	
	0x15	Stereo line in (CE device attached)	
	0x16	Mono line in (CE device attached)	
	0x17	SPDIF In (electrical)	
	0x18	SPDIF In (TOS)	
	0x19	Headset (mono speaker left channel and mic.) Read Functions 0 to 3 for matching DAC out	9
	0x1A	Allows a vendor to report sensing other types of devices/peripherals. SR [5:0] together with OR [1:0] provide information regarding the type of device sensed	
	0x1B-0x1E	Reserved	
	0x1F	Unknown (use fingerprint)	
ST [2:0] (Connector/Jack location Bits, Read/Write)	power-on reset	pes the location of the jack in the system. This field is updated by the BIOS. These bits because it is typically written by the system BIOS and is not reset by codec hard or so applied to the codec.	
	ST [2:0]	Jack Location	
	0x0	Rear I/O panel	Power-on default
	0x1	Front panel	
	0x2	Motherboard	
	0x3	Dock/external	
	0x4-0x6	Reserved	
	0x7	No connection/unused I/O	

JACK PRESENCE DETECTION

The AD1986A uses two jack sense lines for presence detection on up to eight external jacks. These lines, combined with the device detection circuitry, enable software to determine whether there is a device plugged into the circuit and what type of device it is. With this feature, software can reconfigure jacks and amplifiers as necessary to ensure proper audio operation.

Jack presence is detected using a resistor tree arrangement. Up to four jacks can be sensed on a single sense line by using a different value resistance for each jack between the sense line and ground (AVss). Each sense line must have a single 2.49 k Ω 1% resistor connected between the sense line and AV $_{\rm DD}$. The specific resistor values for each jack are shown in Table 116. One percent tolerance resistors should be used for all jack presence circuitry to ensure accurate detection.

AUDIO JACK STYLES (NC/NO)

The jack sense lines on the AD1986A can be programmed for use with normally-open (NO) or normally closed (NC) switch types. Current standard stereo audio jacks have wrap-back pins that are normally closed. New audio jacks use isolated, normally open switches, which are required for resistive ladder jack presence detection. Each sense group (A or B) must have the same style of jack for presence detection to function correctly. However, the group (A or B) sense type can be programmed separately to accommodate systems with different styles of jacks on the front versus rear panel.

The AD1986A defaults to the isolated, normally open switch types on power-up. The jack sense style for SENSE_A is controlled by the JSINVA bit (Register 0x7A Bit D11). The jack

sense style for SENSE_B is controlled by the JSINVB bit (Register 0x7A Bit D15). Writing a 1 to these bits will configure the corresponding sense circuit for normally closed instead of normally open switch types.

Wrap-back jacks cannot be used in microphone-capable circuits. For this reason isolated switches are recommended. The codec defaults to sensing No style switches and this method is preferred.

Normally-Open Switches

If a connection is not present, do not install the sense resistor pertaining to that connection.

If a connection is present, but there is no related switch (such as an internal connection), install the sense resistor pertaining to that connection.

Normally Closed Switches

Connections capable of MIC bias require isolated switches to function correctly. When using normally closed, wrap-back switches, the jack resistor must be split into two values. One value connects the sense line to the jack switch and the other connects the related audio connection to AVss. The total resistance (sense line to AVss) must equal the value specified in Table 116.


If a connection is not present, install the sense resistors pertaining to that connection.

If a connection is present, but there is no related switch (such as an internal connection), do not install the sense resistors pertaining to that connection.


Table 116. Jack Sense Mapping

		JACK_SENSE	_A		JACK_SENSE_B			
Resister (1% tolerance)	Mnemonic	Jack	JS	Mnemonic	Jack	JS		
4.99 kΩ		D	JS7	LINE OUT	Н	JS0		
10.0 kΩ	LINE IN	С	JS4	C/LFE	G	JS3		
20.0 kΩ	MIC_1/2	В	JS5	SURROUND	F	JS2		
40.2 kΩ	HP_OUT	Α	JS1	AUX IN	E	JS6		

MICROPHONE SELECTION/MIXING




OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-026-BBC

Figure 4. 48-Lead Low Profile Quad Flat Package [LQFP] (ST-48)



COMPLIANT TO JEDEC STANDARDS MO-220-VKKD-2

Figure 5. 48-Lead Lead Frame Chip Scale Package {LFCSP_VQ}
7 × 7 mm Body, Very Thin Quad
(CP-48-1)
Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option		
AD1986AJSTZ ¹	0°C to 70°C	48-Lead LQFP, Tray	ST-48		
AD1986AJSTZ-REEL ¹ 0°C to 70°C 48-Lead LQFP, Reel			ST-48		
AD1986ABSTZ ¹	-40°C to +85°C	48-Lead LQFP, Tray	ST-48		
AD1986ABSTZ-REEL ¹	-40°C to +85°C	48-Lead LQFP, Reel	ST-48		
AD1986AJCP	0°C to 70°C	48-Lead LFCSP_VQ, Tray	CP-48-1		
AD1986AJCP-RL	0°C to 70°C	48-Lead LFCSP_VQ, Reel	CP-48-1		
AD1986AJCPZ ¹	0°C to 70°C	48-Lead LFCSP_VQ, Tray	CP-48-1		
AD1986AJCPZ-RL ¹ 0°C to 70°C		48-Lead LFCSP_VQ, Reel	CP-48-1		

 $^{^{1}}$ Z = Pb-free part.

NOTES