

## AC '97 SoundPort® Codec

# AD1819A



SoundPort is a registered trademark of Analog Devices, Inc. Phat is a trademark of Analog Devices, Inc.

#### REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1998

#### **PRODUCT OVERVIEW**

The AD1819A SoundPort Codec is designed to meet all requirements of the *Audio Codec '97, Component Specification*, Revision 1.03, © 1996, Intel Corporation, found at www.Intel.com. In addition, the AD1819A supports multiple codec configurations (up to three per AC-Link), a DSP serial mode, variable sample rates, modem sample rates and filtering, and built-in Phat Stereo 3D enhancement.

The AD1819A is an analog front end for high performance PC audio, modem, or DSP applications. The AC '97 architecture defines a 2-chip audio solution comprising a digital audio controller, plus a high quality analog component that includes Digital-to-Analog Converters (DACs), Analog-to-Digital Converters (ADCs) mixer and I/O.

The main architectural features of the AD1819A are the high quality analog mixer section, two channels of  $\Sigma\Delta$  ADC conversion (two channels of  $E\Delta$  DAC conversion and Data Direct Scrambling ( $D^2S$ ) rate generators. The AD1819A's left channel ADC and DAC are compatible for modern applications supporting irrational sample rates and modern (iltering requirements.

#### FUNCTIONAL DESCRIPTION

This section overviews the functionality of the AD1819A and is intended as a general introduction to the capabilities of the device. Detailed reference information may be found in the descriptions of the Indexed Control Registers.

#### **Analog Inputs**

The codec contains a stereo pair of  $\Sigma\Delta$  ADCs. Inputs to the ADC may be selected from the following analog signals: telephony (PHONE\_IN), mono microphone (MIC1 or MIC2), stereo line (LINE\_IN), auxiliary line input (AUX), stereo CD ROM (CD), stereo audio from a video source (VIDEO) and post-mixed stereo or mono line output (LINE\_OUT).

#### **Analog Mixing**

PHONE\_IN, MIC1 or MIC2, LINE\_IN, AUX, CD and VIDEO can be mixed in the analog domain with the stereo output from the DACs. Each channel of the stereo analog inputs may be independently gained or attenuated from +12 dB to -34.5 dB in 1.5 dB steps. The summing path for the mono inputs (PHONE\_IN, MIC1, and MIC2 to LINE\_OUT) duplicates mono channel data on both the left and right LINE\_OUT. Additionally, the PC attention signal (PC\_BEEP) may be mixed with the line output. A switch allows the output of the DACs to bypass the Phat Stereo 3D enhancement.

#### Analog-to-Digital Signal Path

The selector sends left and right channel signals to the programmable gain amplifier (PGA). The PGA following the selector allows independent gain for each channel entering the ADC from 0 dB to +22.5 dB in 1.5 dB steps.

Each channel of the ADC is independent, and can process left and right channel data at different sample rates. All programmed sample rates from 7 kHz to 48 kHz have a resolution of 1 Hz. The AD1819A also supports irrational V.34 sample rates.

#### Sample Rates and D<sup>2</sup>S

The AD1819A default mode sets the codec to operate at 48 kHz sample rates. The converter pairs may process left and right channel data at different sample rates. The AD1819A sample rate generator allows the codec to instantaneously change and process sample rates from 7 kHz to 48 kHz with a resolution of 1 Hz. The in-band integrated noise and distortion artifacts introduced by rate conversions are below –90 dB. The AD1819A uses a 4-bit D/A structure and Data Directed Scrambling (D<sup>2</sup>S) to enhance noise immunity on motherboards and in PC enclosures, and to suppress idle tones below the device's quantization noise floor. The D<sup>2</sup>S process pushes noise and distortion artifacts to frequencies beyond the addible range of the human ear and then filters them.

### Digital-to-Analog Signal Path

The analog output/of the DAC may be gained or attenuated from +12 dB to -34.5 dB in 1.5 dB steps, and summed with any of the analog input signals. The summed analog signal/enters the Master Volume stage where each channel of the mixer output may be attenuated from 0 dB to -46.5 dB in 1.5 dB steps or muted.

#### **Host-Based Echo Cancellation Support**

The AD1819A supports time correlated I/O data format by presenting mic data on the left channel of the ADC and the mono summation of left and right output on the right channel. The ADC is splittable; left and right ADC data can be sampled at different rates.

#### **Telephony Modem Support**

The AD1819A contains a V.34-capable analog front end for supporting host-based and data pump modems. The modem DAC typical dynamic range is 90 dB over a 4.2 kHz analog output passband where  $F_S = 12.8$  kHz. The left channel of the ADC and DAC may be used to convert modem data at the same sample rate in the range between 7 kHz and 48 kHz. All programmed sample rates have a resolution of 1 Hz. The AD1819A supports irrational V.34 sample rates with 8/7 and 10/7 selectable sample rate multiplier coefficients.

# **SPECIFICATIONS**

#### STANDARD TEST CONDITIONS UNLESS OTHERWISE NOTED

STANDARD TEST CONDITIONS CHEESS OTHERWISE NOTED								
			DAC Test Conditions					
Temperature	25	°C	Calibrated					
Digital Supply (V <sub>DD</sub> )	5.0	V	0 dB Attenuation					
Analog Supply (V <sub>CC</sub> )	5.0	V	Input 0 dB					
Sample Rate (F <sub>s</sub> )	48	kHz	10 kΩ Output Load					
Input Signal	1008	Hz	Mute Off					
Analog Output Passband V <sub>IH</sub> (AC-Link) V <sub>IL</sub> (AC-Link) V <sub>IH</sub> (CS0, CS1, CHAIN_IN) V <sub>IL</sub> (CHAIN_CLK)	20 Hz to 20 kHz 2.0 0.8 4.0 1.0	V V V V	ADC Test Conditions Calibrated 0 dB Gain Input –3 dB Relative to Full Scale Line Input Selected					

#### ANALOG INPUT

Parameter	Min	Тур	Max	Units
Ipput Voltage (RMS Values Assume Sine Wave Input)				
/ LINE_IN, AUX, CD, VIDEO, PHONE_IN, PC_BEEP		1		V rms
		2.83		V p-p
MIC1/MIC2 with = 20 dB Gain (M20 = 1)		0.1		V rms
		0.283		V p-p
$\underline{MIC1}, \underline{MIQ2} \text{ with 0 dB} \text{ Gain } (\underline{M20} = 0)$		1		V rms
	/ /	2.83		V p-p
Input Impedance*	/   / 10			kΩ
Input Capacitance*				pF
	/ /	$\neg \neg$		
PROGRAMMABLE GAIN AMPLIFIER-ADC				
Parameter	Min /	Тур	/ / Max /	Units
Step Size (0 dB to 22.5 dB)		1.5/		∠dB7
PGA Gain Range Span		22.5	$\Box \square$	dB
	L			

#### ANALOG MIXER- INPUT GAIN/AMPLIFIERS/ATTENUATORS

Parameter	Min	Тур	Max	Units
Dynamic Range (-60 dB Input THD+N, Referenced to Full Scale, A-V	Veighted)			
CD to LINE_OUT	90			dB
Other to LINE_OUT*		90		dB
Step Size (+12 dB to -34.5 dB): (All Steps Tested)				
MIC, LINE_IN, AUX, CD, VIDEO, PHONE_IN, DAC		1.5		dB
Input Gain/Attenuation Range				
MIC, LINE_IN, AUX, CD, VIDEO, PHONE_IN, DAC		46.5		dB
Step Size (0 dB to -45 dB): (All Steps Tested)				
PC_BEEP		3.0		dB
Input Gain/Attenuation Range: PC_BEEP		45		dB

#### DIGITAL DECIMATION AND INTERPOLATION FILTERS\*

Parameter	Min	Тур	Max	Units
Passband	0		$0.4 \times F_s$	Hz
Passband Ripple			$\pm 0.09$	dB
Transition Band	$0.4 \times F_{S}$		$0.6 \times F_S$	Hz
Stopband	$0.6 \times F_{s}$		$\infty$	Hz
Stopband Rejection	-74			dB
Group Delay			$12/F_{S}$	sec
Group Delay Variation Over Passband			0.0	μs

\*Guaranteed, not tested.

Specifications subject to change without notice.

# AD1819A-SPECIFICATIONS

#### ANALOG-TO-DIGITAL CONVERTERS

Parameter	Min	Тур	Max	Units
Resolution		16		Bits
Total Harmonic Distortion (THD)			0.02	%
			-74	dB
Dynamic Range (-60 dB Input THD+N Referenced to Full Scale,				
A-Weighted)	84	87		dB
Signal-to-Intermodulation Distortion* (CCIF Method)		85		dB
ADC Crosstalk*				
Line Inputs (Input L, Ground R, Read R; Input R, Ground L, Read L)		-100	-90	dB
Line to Other		-90	-85	dB
Gain Error (Full-Scale Span Relative to Nominal Input Voltage)			$\pm 10$	%
Interchannel Gain Mismatch (Difference of Gain Errors)			$\pm 0.5$	dB
ADC Offset Error			$\pm 5$	mV

DIGITAL-TO-ANALOG GONVERTERS				
Parameter / / / / / / / / / / / / / / / / / / /	Min	Тур	Max	Units
Resolution		16		Bits
Total Harmonic Distortion (JHI) LINE OUT	$\square$		0.02	%
		$\sim$	-74	dB
Dynamic Range (-60 dB Input THD+N Referenced to Full Scale,			<b>`</b>	
A-Weighted)	85	/ 90		dB
Signal-to-Intermodulation Distortion* (CCIF Method)		85		$\sim^{dB}$
Gain Error (Full-Scale Span Relative to Nominal Input Voltage)	L		/±10	/ %
Interchannel Gain Mismatch (Difference of Gain Errors)			/ ±Ø.5	
DAC Crosstalk* (Input L, Zero R, Measure LINE_OUT_R; Input R,				LdB
Zero L, Measure LINE_OUT_L)			/ -/80 /	rdB 7
Total Out-of-Band Energy (Measured from $0.6 \times F_S$ to 20 kHz)*		-40		dB
MASTER VOLUME				
	3.41	m	14	TT •4

Parameter	Min	Тур	Max	Units
Step Size (0 dB to -46.5 dB)				
LINE_OUT_L, LINE_OUT_R, MONO_OUT		1.5		dB
Output Attenuation Range Span		46.5		dB
Mute Attenuation of 0 dB Fundamental*			75	dB

#### **ANALOG OUTPUT**

Parameter	Min	Тур	Max	Units
Full-Scale Output Voltage		1		V rms
		2.83		V p-р
Output Impedance*			800	Ω
External Load Impedance	10			kΩ
Output Capacitance*		15		pF
External Load Capacitance			100	pF
V <sub>REF</sub>	2.00	2.25	2.50	V
V <sub>REF</sub> Current Drive			100	μA
V <sub>REFOUT</sub>		2.25		V
V <sub>REFOUT</sub> Current Drive			5	mA
Mute Click (Muted Output Minus Unmuted Midscale DAC Output)*		$\pm 5$		mV

\*Guaranteed, not tested. Specifications subject to change without notice.

#### STATIC DIGITAL SPECIFICATIONS

Parameter	Min	Тур	Max	Units
High-Level Input Voltage (V <sub>IH</sub> ): Digital Inputs	$0.4 \times DV_1$	DD		V
Low-Level Input Voltage (V <sub>IL</sub> )			$0.2  imes DV_{DD}$	V
High-Level Output Voltage ( $V_{OH}$ ), $I_{OH} = 2 \text{ mA}$	$0.5 \times DV_1$	DD		V
Low-Level Output Voltage ( $V_{OL}$ ), $I_{OL} = 2 \text{ mA}$			$0.2  imes DV_{DD}$	V
Input Leakage Current	-10		10	μA
Output Leakage Current	-10		10	μA

#### **POWER SUPPLY**

Parameter		Min	Тур	Max	Units
Power Supply Range—Analog		4.5		5.5	V
Power-Supply Range—Digital		4.5		5.5	V
Power Supply Current			120		mA
Power Dissipation			600		mW
Analog Supply Current			60		mA
(Digital Supply Current)			60		mA
Rower Supply Rejection (100 mV p-p Signal @) kHz	z)*				
(At Both Analog and Digital Supply Pins, Both ADC	Cs and DACs)		-40		dB
CLOCK SPECIFICATIONS*					
Parameter		/Min	-Typ	Max	Units
Input Clock Frequency			24.576		MHz
Recommended Clock Duty Cycle		/ 40	$\smile$ 50 /	/ 60 / /	-%]
POWER-DOWN STATES			] [		
POWER-DOWN STATES Parameter	Set Bits	Min	<u> </u>	Max	Units
Parameter	Set Bits PR0	Min	<u>Тур</u> 110	Max	
		Min		Mak	Units mA mA
Parameter ADCs and Input Mux Power-Down DACs Power-Down	PR0	Min	110	Max	nhA
<b>Parameter</b> ADCs and Input Mux Power-Down DACs Power-Down Analog Mixer Power-Down (V <sub>REF</sub> and V <sub>REFOUT</sub> On)	PR0 PR1	Min	110 100	Max	mA mA
Parameter ADCs and Input Mux Power-Down DACs Power-Down	PR0 PR1 PR1, PR2	Min	110 100 54	Mak	mA mA mA
Parameter         ADCs and Input Mux Power-Down         DACs Power-Down         Analog Mixer Power-Down (V <sub>REF</sub> and V <sub>REFOUT</sub> On)         Analog Mixer Power-Down (V <sub>REF</sub> and V <sub>REFOUT</sub> Off)	PR0 PR1 PR1, PR2 PR0, PR1, PR3	Min	110 100 54 47	Max	mA mA mA mA
ParameterADCs and Input Mux Power-DownDACs Power-DownAnalog Mixer Power-Down (VREF and VREFOUT ON)Analog Mixer Power-Down (VREF and VREFOUT Off)Digital Interface Power-Down*	PR0 PR1 PR1, PR2 PR0, PR1, PR3 PR4	Min	110 100 54 47 120	Max	mA mA mA mA mA
ParameterADCs and Input Mux Power-DownDACs Power-DownAnalog Mixer Power-Down (VREF and VREFOUT ON)Analog Mixer Power-Down (VREF and VREFOUT Off)Digital Interface Power-Down*Internal Clocks Disabled*	PR0 PR1 PR1, PR2 PR0, PR1, PR3 PR4 PR0, PR1, PR4, PR5	Min	110 100 54 47 120 85	Max	mA mA mA mA mA mA
ParameterADCs and Input Mux Power-DownDACs Power-DownAnalog Mixer Power-Down (VREF and VREFOUT ON)Analog Mixer Power-Down (VREF and VREFOUT Off)Digital Interface Power-Down*Internal Clocks Disabled*ADC and DAC Power-Down	PR0 PR1 PR1, PR2 PR0, PR1, PR3 PR4 PR0, PR1, PR4, PR5 PR0, PR1	Min	110 100 54 47 120 85 85	Max	mA mA mA mA mA mA mA
ParameterADCs and Input Mux Power-DownDACs Power-DownAnalog Mixer Power-Down (VREF and VREFOUT ON)Analog Mixer Power-Down (VREF and VREFOUT Off)Digital Interface Power-Down*Internal Clocks Disabled*ADC and DAC Power-DownVREF Standby Mode*	PR0 PR1 PR1, PR2 PR0, PR1, PR3 PR4 PR0, PR1, PR4, PR5 PR0, PR1 PR0, PR1, PR2, PR4, PR5	Min	110 100 54 47 120 85 85	Mak	mA mA mA mA mA mA mA

\*Guaranteed, not tested. Specifications subject to change without notice.

#### TIMING PARAMETERS (GUARANTEED OVER OPERATING TEMPERATURE RANGE)



Figure 3. Clock Timing







#### **ABSOLUTE MAXIMUM RATINGS\***

Parameter	Min	Max	Units
Power Supplies			
Analog (AV <sub>DD</sub> )	-0.3	6.0	V
Digital (DV <sub>DD</sub> )	-0.3	6.0	V
Input Current (Except Supply Pins)		$\pm 10.0$	mA
Analog Input Voltage (Signal Pins)	-0.3	$AV_{DD} + 0.3$	V
Digital Input Voltage (Signal Pins)	-0.3	$DV_{DD} + 0.3$	V
Ambient Temperature (Operating)	-40	+85	°C
Storage Temperature	-65	+150	°C

\*Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Figure 7. ATE Test Mode



\*ST = Thin Quad Flatpack.

#### **ENVIRONMENTAL CONDITIONS**

Ambient Temperature Rating

 $T_{AMB} = T_{CASE} - (P_D \times \theta_{CA})$ 

- $T_{CASE} = Case Temperature in °C$
- $P_D$  = Power Dissipation in W
- $\theta_{CA}$  = Thermal Resistance (Case-to-Ambient)
- $\theta_{JA}$  = Thermal Resistance (Junction-to-Ambient)

 $\theta_{JC}$  = Thermal Resistance (Junction-to-Case)

Package	$\theta_{JA}$	θ <sub>JC</sub>	θ <sub>CA</sub>
TQFP	76.2°C/W	17°C/W	59.2°C/W

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD1819A features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



#### PIN CONFIGURATION



\*Input if the AD1819A is configured as Slave 1 or Slave 2.

#### **Daisy Chain Connections**

Pin Name	TQFP	I/O	Description
CS0	45	Ι	Daisy Chain Codec Select
CS1	46	I	Daisy Chain Codec Select
CHAIN_IN	47	I	Daisy Chain Data Input
CHAIN_CLK	48	I/O*	24.576 MHz Buffered Clock Input/Output

\*Output when configured as Master. Input when configured as Slave 1 or Slave 2.

**Analog I/O** These signals connect the AD1819A component to analog sources and sinks, including microphones and speakers.

Pin Name	TQFP	I/O	Description
PC_BEEP	12	Ι	PC Beep. PC Speaker Beep Pass-Through
PHONE_IN	13	Ι	Phone. From Telephony Subsystem Speakerphone or Handset
AUX_L	14	Ι	Auxiliary Input Left Channel
AUX_R	15	Ι	Auxiliary Input Right Channel
VIDEO_L	16	Ι	Video Audio Left Channel
VIDEO_R	17	Ι	Video Audio Right Channel
CD_L	18	Ι	CD Audio Left Channel
CD_GND	19	Ι	CD Audio Analog Ground Sense for Differential CD Input
CD_R	20	Ι	CD Audio Right Channel
MICI	21	Ι	Microphone 1. Desktop Microphone Input
MIC2	122	Ι	Microphone 2. Second Microphone Input
LINE_IN_L	28	I	Line In Left Channel
(LINE_IM_R		I	Line In Right Channel
LINE OUT_L	$ ^{35}$	(Q)	Line <del>Out</del> Left Channel
VINE OUT_R	$\begin{pmatrix} 36 \end{pmatrix}$	$\sim$	Line Out Right Channel
MONO_OUT	37	$\neg \circ \rangle$	/ Monaural Output to Telephony Subsystem Speakerphone
Filter/Reference	e		
Pin Name	TQFP	I/O	Rescription
V <sub>REF</sub>	27	0	Voltage Reference Filter
V <sub>REFOUT</sub>	28	0	Voltage Reference Output 5/mA Drive (Intended for Mic Bias)
AFILT1	29	0	Antialiasing Filter Capacitor—ADC Right Channel/ / / / / / / / / / / / / / / / / / /
AFILT2	30	0	Antialiasing Filter Capacitor—ADC Left Channel 💭 🔰
FILT_R	31	0	AC-Coupling Filter Capacitor—ADC Right Channel
FILT_L	32	0	AC-Coupling Filter Capacitor—ADC Left Channel
RX3D	33	0	3D Phat Stereo Enhancement—Resistor
CX3D	34	Ι	3D Phat Stereo Enhancement—Capacitor

#### **Power and Ground Signals**

Pin Name	TQFP	I/O	Description
DV <sub>DD1</sub>	1	Ι	Digital V <sub>DD</sub> —5.0 V
DV <sub>SS1</sub>	4	I	Digital GND
DV <sub>SS2</sub>	7	I	Digital GND
$\mathrm{DV}_{\mathrm{DD2}}$	9	I	Digital V <sub>DD</sub> —5.0 V
AV <sub>DD1</sub>	25	I	Analog V <sub>DD</sub> -5.0 V
AV <sub>SS1</sub>	26	I	Analog GND
$AV_{DD2}$	38	I	Analog V <sub>DD</sub> —5.0 V
AV <sub>SS2</sub>	42	I	Analog GND

#### **No Connects**

Pin Name	TQFP	I/O	Description
NC	39		No Connect
NC	40		No Connect
NC	41		No Connect
NC	43		No Connect
NC	44		No Connect



Figure 8. Block Diagram Register Map

#### **Indexed Control Registers**

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
00h	Reset	х	SE4	SE3	SE2	SE1	SE0	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0	0400h
02h	Master Volume	MM	х	LMV5	LMV4	LMV3	LMV2	LMV1	LMV0	х	x	RMV5	RMV4	RMV3	RMV2	RMV1	RMV0	8000h
04h	Reserved	х	х	х	х	х	х	х	х	х	x	х	х	х	х	х	х	х
06h	Master Volume Mono	MMM	х	х	х	х	х	х	х	х	х	MMV5	MMV4	MMV2	MMV2	MMV1	MMV0	8000h
08h	Reserved	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0Ah	PC Beep Volume	PCM	х	х	х	х	х	х	х	х	х	х	PCV3	PCV2	PCV1	PCV0	х	8000h
0Ch	Phone Volume	PHM	х	х	х	х	х	х	х	х	x	х	PHV4	PHV3	PHV2	PHV1	PHV0	8008h
0Eh	Mic Volume	MCM	х	x	х	х	х	х	х	х	M20	х	MCV4	MCV3	MCV2	MCV1	MCV0	8008h
10h	Line In Volume	LM	х	х	LLV4	LLV3	LLV2	LLV1	LLV0	х	x	х	RLV4	RLV3	RLV2	RLV1	RLV0	8808h
12h	CDVolume	CVM	x	х	LCV4	LCV3	LCV2	LCV1	LCV0	х	x	х	RCV4	RCV3	RCV2	RCV1	RCV0	8808h
14h	Video Volume	VM	) × (	x	LWV4	LVV3	LVV2	LVV1	LVV0	х	x	х	RVV4	RVV3	RVV2	RVV1	RVV0	8808h
16h	Aux Volume	AM	x	$\searrow$	LAV4	LAVS	LAV2	LAV1	LAV0	х	x	х	RAV4	RAV3	RAV2	RAV1	RAV0	8808h
18h	PCM Out fol	<b>Ј</b> м	×	X	DOV4	LOV	LOV2	LOV1	LØV0	X	x	х	ROV4	ROV3	ROV2	ROV1	ROV0	8808h
1Ah	Record Select	~	K	x	) x) (	¥	LS2	LS1	LS0	х	x /	X		x	RS2	RS1	RS0	0000h
1Ch	Record Gain	IM	x	x		LIN3	LIM2	LIN11	LIMØ	х	x/	X	¥_	RIM3	RIM2	RIM1	RIM0	8000h
1Eh	Reserved	х	х	х	х	×	x	/x	X	х	1	x	~	х	<u>] ×</u> r	_×/	$\sum$	X
20h	General Purpose	POP	х	3D	х	х	х	MIX	MS	LPBK		х	$\rightarrow$	x	×	X	$\uparrow$	-0000h
22h	3D Control	х	х	х	х	х	х	х	х	X	Lx	x	¥	DP3	IP2	DP1	DP0	_0000h
24h	Reserved	х	х	х	х	х	х	х	х	х	х	x	$-I_{x}$	×	/x	1		$\rightarrow$
26h	Power-Down Contr/Stat	х	х	PR5	PR4	PR3	PR2	PR1	PR0	х	х	х	х	REF	ANL	nac	ADC	0000h
28h	Reserved	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	x	$-J_{\rm X}$
72h	Reserved	х	х	х	Х	х	Х	Х	х	х	x	х	х	х	х	Х	х	Х
74h	Serial Configuration	SLOT 16	REGM 2	REGM 1	REGM 0	DRQE N	DLRQ 2	DLRQ 1	DLRQ 0	х	x	х	х	х	DRRQ 2	DRRQ 1	DRRQ 0	7000h
76h	Misc Control Bits	DACZ	х	х	х	х	DLSR	х	ALSR	MOD EN	SRX1 0D7	SRX8 D7	х	х	DRSR	х	ARSR	0000h
78h	Sample Rate 0	SR015	SR014	SR013	SR012	SR011	SR010	SR09	SR08	SR07	SR06	SR05	SR04	SR03	SR02	SR01	SR00	BB80h
7Ah	Sample Rate 1	SR115	SR114	SR113	SR112	SR111	SR110	SR19	SR18	SR17	SR16	SR15	SR14	SR13	SR12	SR11	SR10	BB80h
7Ch	Vendor ID1	F7	F6	F5	F4	F3	F2	F1	F0	S7	S6	S5	S4	S3	S2	S1	S0	4144h
7Eh	Vendor ID2	T7	Т6	T5	Τ4	T3	T2	T1	Т0	REV7	REV6	REV5	REV4	REV3	REV2	REV1	REV0	5303h

NOTES
1. All registers not shown and bits containing an X are reserved.
2. Odd register addresses are aliased to the next lower even address.
3. Reserved registers should not be written.
4. Zeros should be written to reserved bits.

#### **Reset (Index 00h)**

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
00h	Reset	Х	SE4	SE3	SE2	SE1	SE0	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0	0400h

Note: Writing any value to this register performs a register reset, which cause all registers to revert to their default values (except 74h, which controls the serial configuration). Reading this register returns the ID code of the part and a code for the type of 3D Stereo Enhancement.

ID [9:0]

Identify Capability. The ID field decodes the capabilities of AD1819A on the following:

			Bit			Func	tion						A	D181	9A*										
			ID0			Dedic	ated N	Aic PC	CM in	Chan	nel		0												
			ID1			Mode	m Lin	e Cod	ec Suj	oport			0												
			ID2					eble C					0												
/	' <i>r</i>	$  \  )$	ID3	-		Simul	ated S	tereo	(Mono	o to St	ereo)		0												
1	/		\ID4	~	$\nearrow$			Out S					0												
	1		JIDß		$ \land ) $					Suppo	rt		0												
			/11/6	$\sim$	イノ			Reso					0												
	$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	ノ /			K			Reso					0												
			ID8	_	)  )	18-Bi	t ADC	Reso	lution	$\frown$		$\sim$	$\gamma = \begin{pmatrix} 0 \\ 0 \\ 0 \end{pmatrix}$												
			ID9	$\sim$		20-Bi	t AQC	Reso	lutiøn				/ 0		$\sim$	_									
			*The A	D1819	A conta	ins none	of the	optional	feature	s identif	ed by t	hese bl	ts.		/		<u> </u>	7 -	_						
SF	2 [4:0]		Stereo	o Enha	nceme	ent. Th	ie 3D s	stereo	enhan	sement	fjeld j	dentif	ies the	Ana	log	Devic	es 3I	5 (PH	hat,	Ster	eo ei	nhar	icem	ent.	
м			(Ten al a se	09L)						$\checkmark$	/	L			r	_	$\overline{}$					1			_
IVI	aster	Volume (	Index	uzn)								_		1			-						$\square$		$ \square $
	Reg Num	Name		D15	D14	D13	D12	D11	D10	D9	D8	D7	D6			D4	<b>D</b> 3	D2	:/∣	<b>þ</b> 1	D	0/1	Default		
	02h	Master Volu	ıme	MM	x	LMV5	LMV4	LMV3	LMV2	LMV1	LMV0	х	x	RMV	75 R	MV4	RMIV3	RM	/2 1	MV	1 RM	10 1	000h	$\downarrow$	1
	_	_	_		_						_	_				_						-1	/		
RN	AV [4	:0]	0			ıme C				0	ant bit	repre	sents	1.5 d	В. 7	This r	egist	er co	ontr	ols	the <del>'c</del>	ntp	ut fro	Μ	
			0 dB 1	to a m	aximu	m atte	nuatio	on of –	46.5 c	IB.														$\neg$	
RN	AV5		Right	Maste	er Volu	ume M	laximu	ım Att	enuati	ion. Fo	orces I	RMV	[4:0] t	o all	"1s,	" –46	6.5 dl	B.							
LN	AV [4:	01	Left N	<i>A</i> aster	Volur	ne Co	ntrol '	The le	ast sig	nificar	nt hit i	enres	ents 1	5 dB		nis re	oister	. con	ntro	ls tł		itnu	t fron	า	
		0]				m atte						opros		.0 uD		115 1 0	515101	con			10 00	rpu		•	
LN	AV5		Left N	Aaster	Volur	ne Ma	ximur	n Atte	nuatio	n. For	ces Ll	MV [4	:0] to	all "	1s,"	-46.	5 dB.								
M	М		Maste	er Volu	ıme M	lute. V	Vhen t	his bit	is set	to "1,	" the l	eft an	d righ	t cha	nnel	s are	mute	ed.							
			MM			xN	1V5	. xM	VO		Fu	nctior	1												
			0			00	0000				0 4	R Δtt	enuati	on											
			0				1111						Atten		m										
			0			-	XXXX						Atten												

#### Master Volume Mono (Index 06h)

1

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
06h	Master Volume Mono	MMM	Х	Х	Х	Х	Х	Х	Х	Х	Х	MMV5	MMV4	MMV3	MMV2	MMV1	MMV0	8000h

 $\infty$  dB Attenuation

MMV [4:0] Mono Master Volume Control. The least significant bit represents 1.5 dB. This register controls the output from 0 dB to a maximum attenuation of -46.5 dB.

MMV5 Mono Master Volume Maximum Attenuation -46.5 dB.

xx xxxx

MMM Mono Master Volume Mute. When this bit is set to "1," the mono channel is muted.

MMM	<b>MMV5MMV0</b>	Function
0	00 0000	0 dB Attenuation
0	01 1111	-46.5 dB Attenuation
0	1x xxxx	-46.5 dB Attenuation
1	XX XXXX	$\infty$ dB Attenuation

#### PC Beep (Index 0Ah)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0Ah	PC Beep Volume	PCM	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	PCV3	PCV2	PCV1	PCV0	Х	8000h

PC	CV [3:	0] PC I	Beep Vo	lume	Cont	rol. T	he lea	st sig	nifica	nt bit	represents	s 3 dB	attenu	ation. T	his regis	ter conti	ols the o	utput
	_										he PC Bee							
											at Power-O							
11	$\frown$		se of a l											```			5	
	אר	$\lambda \lambda I$								h.		ال م ا						
	CM		Beep IVI	ile. vi	nen		t is se	1 10	1, un	e cha	nnel is mu	itea.						
				1	P	CY3.	• . P	CVO	_		Functio	n						
	<u> </u>	/ / h	$\sum$		$\overline{)}$	000	17				0⊷dB At	tenuat	ion					
	$\sim$		$\mathcal{I}$				/	/			-45 dB							
			$\square$			$\hat{\mathbf{x}}$		(			$\int -\infty dB A$		-	_				
		<u> </u>							$\rightarrow$			menu		$ \rightarrow $	$\sim$			
					$\sim$					/ /	'			$\sim$	L -	<u> </u>		
Ph	one V	olume (Index	0Ch)					$\overline{}$		/ /				$\overline{}$		$\square$	$\square$	
	Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	DR	D7 D6		D4		12	D1	D0	fault
	0Ch	Phone Volume	PHM	X	X	X	X	Х	Х	X	x x	/ Ix	PHV4	PHV3	PHV2	PHV1	PHV0 80	)8h
·				•		•	•			•				$\Box$	77			$\Box$
PF	IV [4:	0] Pho	ne Volui	ne. A	llows	settin	g the	Phone	e Volu	ume /	Attenuator	in 32	steps. '	The LSE	3 represe	ents 1/5	d <del>B, and</del>	the
		rang	e is +12	dB to	o -34.	5 dB.	The	defau	lt valı	ıe is (	) dB, mute	e enabl	ed.		-			7

PHM Phone Mute. When this bit is set to "1," the channel is muted.

#### Mic Volume (Index 0Eh)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0Eh	Mic Volume	MCM	Х	Х	Х	Х	Х	Х	Х	Х	M20	Х	MCV4	MCV3	MCV2	MCV1	MCV0	8008h

MCV [4:0] Mic Volume Gain. Allows setting the Mic Volume attenuator in 32 steps. The LSB represents 1.5 dB, and the range is +12 dB to -34.5 dB. The default value is 0 dB, mute enabled.

M20 Microphone +20 dB Gain Block

- 0 = Disabled; Gain = 0 dB.
  - 1 = Enabled; Gain = +20 dB.
- MCM Mic Mute. When this bit is set to "1," the channel is muted.

#### Line In Volume (Index 10h)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
10h	LINE_IN Volume	LM	Х	Х	LLV4	LLV3	LLV2	LLV1	LLV0	Х	Х	Х	RLV4	RLV3	RLV2	RLV1	RLV0	8808h

- RLV [4:0]Right Line In Volume. Allows setting the Line In right channel attenuator in 32 steps. The LSB represents<br/>1.5 dB, and the range is +12 dB to -34.5 dB. The default value is 0 dB, mute enabled.
- LLV [4:0] Left Line In Volume. Allows setting the Line In left channel attenuator in 32 steps. The LSB represents 1.5 dB, and the range is +12 dB to -34.5 dB. The default value is 0 dB, mute enabled.
- LM Line In Mute. When this bit is set to "1," the channel is muted.

#### **CD Volume (Index 12h)**

Reg Nun	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
12h	CD Volume	CVM	Х	Х	LCV4	LCV3	LCV2	LCV1	LCV0	Х	Х	Х	RCV4	RCV3	RCV2	RCV1	RCV0	8808h

RCV [4:0] Right CD Volume. Allows setting the CD right channel attenuator in 32 steps. The LSB represents 1.5 dB, and the range is +12 dB to -34.5 dB. The default value is 0 dB, mute enabled.

Left CD Volume. Allows setting the CD left channel attenuator in 32 steps. The LSB represents LCV [4:0] 1.5 dB, and the range is +12 dB to -34.5 dB. The default value is 0 dB, mute enabled.

CVM CD Volume Mute. When this bit is set to "1," the channel is muted.

ien-this bit is se

#### Video Volume (Index 14h)

	Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
	14h	Video Volume	VM	Х	Х	LVV4	LVV3	LVV2	LVV1	LVV0	X	Х	Х	RVV4	RVV3	RVV2	RVV1	RVV0	8808h
RVV	[4:0]	Right Vi 1.5 dB, a															SB rep	resent	5

Left Video Volume. Allows secting the Video left channel attenuator in 32 steps. The LSB represents 15 dB, and the range is +12 dB to -34.5 dB. The default value is 0 dB, mute enabled. 1," the charnel is muted.

#### Aux Volume (Index 16b)

Video Mute

[4:0]

VM

x voiu	me (muex 10m)				$\smile$									$\sim$	7	_				
Reg Num	Name	D15	D14	D13	D12	D11	Q10		D8	197	D6	D5		D3	D2	7 1		⁰୷₽	Default	
16h	Aux Volume	AM	X	Х	LAV4	LAV3	LAV2	LAVI	LAV0	X	L×_	Х	RAV	RAV3	RAV2	RA	V1 RA	VØ 8	808h	$ \rightarrow $
										5		~	T					T	$\sim$	~ /

- Right Aux Volume. Allows setting the Aux right channel attenuator in 32 steps. The LSB represents RAV [4:0] 1.5 dB, and the range is +12 dB to -34.5 dB. The default value is 0 dB, mute enabled.
- LAV [4:0] Left Aux Volume. Allows setting the Aux left channel attenuator in 32 steps. The LSB represents 1.5 dB, and the range is +12 dB to -34.5 dB. The default value is 0 dB, mute enabled.

to

Aux Mute. When this bit is set to "1," the channel is muted. AM

#### PCM Out Volume (Index 18h)

	Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
[	18h	PCM Out Volume	OM	Х	Х	LOV4	LOV3	LOV2	LOV1	LOV0	Х	Х	Х	ROV4	ROV3	ROV2	ROV1	ROV0	8808h

ROV [4:0] Right PCM Out Volume. Allows setting the PCM right channel attenuator in 32 steps. The LSB represents 1.5 dB, and the range is +12 dB to -34.5 dB. The default value is 0 dB, mute enabled.

Left PCM Out Volume. Allows setting the PCM left channel attenuator in 32 steps. The LSB represents LOV [4:0] 1.5 dB, and the range is +12 dB to -34.5 dB. The default value is 0 dB, mute enabled.

PCM Out Volume Mute. When this bit is set to "1," the channel is muted. OM

Volume Table	(Index	0Ch	to	18h)
--------------	--------	-----	----	------

voiu	me l'able (muex (	
Mute	x4x0	Function
0	00000	+12 dB Gain
0	01000	0 dB Gain
0	11111	-34.5 dB Gain
1	XXXXX	–∞ dB Gain

#### **Record Select Control (Index 1Ah)**

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
1Ah	Record Select	Х	Х	Х	Х	Х	LS2	LS1	LS0	Х	Х	Х	Х	Х	RS2	RS1	RS0	0000h

RS [2:0] Right Record Select.

LS [2:0] Left Record Select.

Used to select the record source independently for right and left. See table for legend. The default value is 0000h, which corresponds to Mic in.



#### **Record Gain (Index 1Ch)**

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
1Ch	Record Gain	IM	Х	Х	Х	LIM3	LIM2	LIM1	LIM0	Х	Х	Х	Х	RIM3	RIM2	RIM1	RIM0	8000h

RIM [3:0]Right Input Mixer Gain Control. Each LSB represents 1.5 dB, 0000 = 0 dB and the range is 0 dB to +22.5 dB.LIM [3:0]Left Input Mixer Gain Control. Each LSB represents 1.5 dB, 0000 = 0 dB and the range is 0 dB to +22.5 dB.IMInput Mute. 0 = Unmuted, 1 = Muted or  $-\infty$  dB gain.

IM	xIM3xIM0	Function
0	1111	+22.5 dB Gain
0	0000	0 dB Gain
1	xxxxx	–∞ dB Gain

#### **General Purpose (Index 20h)**

	leg lum	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
2	0h	General Purpose	POP	Х	3D	Х	Х	Х	MIX	MS	LPBK	х	Х	х	Х	Х	Х	Х	0000h

LPBK Loopback Control. ADC/DAC digital loopback mode.

MIC Select. 0 = MIC1.1 = MIC2.

MS

MIX	Mono Output Select. 0 = Mix. 1 = Mic.
3D	Phat Stereo Enhancement. 0 = Phat Stereo is off. 1 = Phat Stereo is on.
POP	<ul> <li>PCM Output Path. The POP bit controls the optional PCM out 3D bypass path (the pre- and post-3D PCM outpaths are mutually exclusive).</li> <li>0 = Pre-3D.</li> <li>1 = Post-3D.</li> </ul>
	The register should be read before writing to generate a mask for only the bit(s) that need to be changed. The

default value is 0000h.

#### 3D Control (Index 22h)



Ready Bits: The ready bits are read only, writing to REF, ANL, DAC, ADC will have no effect. These bits indicate the status for the AD1819A subsections. If the bit is a one then that subsection is "ready." Ready is defined as the subsection able to perform in its nominal state.

- ADC ADC section ready to transmit data.
- DAC DAC section ready to accept data.
- ANL Analog gainuators, attenuators, and mixers ready.
- REF Voltage References, V<sub>REF</sub> and V<sub>REFOUT</sub> up to nominal level.
- PR [5:0] Power-Down Bits. Bits 0 and 1 are to be used individually rather than in combination with each other. The last bit PR3 can be used in combination with PR2 or by itself.

Power-Down State	Set Bits
ADCs and Input Mux Power-Down	PR0
DACs Power-Down	PR1
Analog Mixer Power-Down (V <sub>REF</sub> and V <sub>REFOUT</sub> On)	PR1, PR2
Analog Mixer Power-Down (V <sub>REF</sub> and V <sub>REFOUT</sub> Off)	PR0, PR1, PR3
AC-Link Interface Power-Down	PR4
Internal Clocks Disabled	PR0, PR1, PR4, PR5
ADC and DAC Power-Down	PR0, PR1
V <sub>REF</sub> Standby Mode	PR0, PR1, PR2, PR4, PR5
Total Power-Down	PR0, PR1, PR2, PR3, PR4, PR5

### Serial Configuration (Index 74h)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Defaul
74h	Serial Configuration	SLOT 16	REGM 2	REGM 1	REGM 0	DRQE N	DLRQ 2	DLRQ 1	DLRQ 0	х	x	x	x	x	DRRQ 2	DRRQ 1	DRRQ 0	7000h
	Maste Slave Slave Slave Slave Slave Slave Fills i Slot 1 Maste Slave Sla	er AC 1 Cod 2 Cod er AC 1 Cod 2 Cod dle sta ) er Cod 2 Cod en 16-E ur syste rite to codec a re snap	<sup>2</sup> '97 Co lec DA lec DA '97 Co lec DA lec DA lec Reg lec Reg lec Reg dec Reg sit Slot en uses this re asserts oshots o o take b	dec DA C Righ C Righ dec DA C Left C Left C Left ts with ister M ister M	C Right t Request C Left Request Request DAC 1 Lask. L	N ht Request. est. t Request st. st. request AD18 mes to pit whe cate tal c samp	2 uest. est. t reads 19A, all of en the ken whiles ser	, and s you ca the reg ten the tim the	nigno stuffs I ster r pordir e curre	DAC i nask t ng DA ent fra ent fra	reques pits. T C cha me be ame.	er mas he req nhel c gan (e	sk and uest b an act	of ou the sl its are rely, o	ave 1/2 e read- ata in the r	Idress	slot. (	AC-L est bits ne. Th
	If you the co	ontents		EN bit ister 74 C-Linl	lh. Tha	at mak	es it sc	mewh	at sim	pler to	o acce	ss the					u don'	t need
	If you the co contin Also,	ontents nually the DA	s of reg issue A AC req	ister 74	lh. Tha k read k re refle	at make comma ected ir	es it so ands to 1 Slot	omewh o get tl 1, Bits	at sim he regi ; (11	pler to ster co 6).	o ac <del>ce</del> ontent These	ss the s. bits a	inforn re acti	natidn	, beca		u don'	t nego

#### **Miscellaneous Control Bits (Index 76h)**

Re Nu		Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
76	h	Misc Control Bits	DACZ	Х	х	Х	Х	DLSR	Х	ALSR	MOD EN	SRX10 D7	SRX8 D7	х	х	DRSR	Х	ARSR	0000h
ARS	RSR ADC Right Sample Generator Select. Connects right ADC channel to SR0 or SR1. 0 = SR0 Selected. 1 = SR1 Selected.																		
DRS	R	0 = SI	DAC Right Sample Generator Select. Connects right DAC channel to SR0 or SR1. 0 = SR0 Selected. 1 = SR1 Selected.																
SRX	8D7	' Multij	Multiply SR1 Rate by 8/7.																
SRX	10D	7 Multij	Multiply SR1 Rate by 10/7. SRX10D7 and SRX8D7 are mutually exclusive; SRX10D7 has priority if both are set.																
MOI	DEN	Mode	m Filte	er Ena	ble (le	ft chai	nnel o	nly). C	hange	e only	when	DACs	are po	wered	l dowr	1.			
ALSI	R	0 = SI	ADC Left Sample Generator Select. Connects left ADC channel to SR0 or SR1. 0 = SR0 Selected. 1 = SR1 Selected.																
DLS	R	0 = SI	DAC Left Sample Generator Select. Connects left DAC channel to SR0 or SR1. 0 = SR0 Selected. 1 = SR1 Selected.																
DAC	Ζ	Zero-I	Zero-Fill (vs. repeat sample) if DAC is starved.																

#### Sample Rate 0 (Index 78h)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
78h	Sample Rate 0	SR015	SR014	SR013	SR012	SR011	SR010	SR09	SR08	SR07	SR06	SR05	SR04	SR03	SR02	SR01	SR00	BB80h

SR0 [15:0] Writing to this register allows the user to program the sampling frequency from 7 kHz (1B58h) to 48 kHz (BB80h) in 1 Hz increments. Programming a value greater than 48 kHz or less than 7 kHz may cause unpredictable results.

#### Sample Rate 1 (Index 7Ah)

I I	Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
7	7Ah	Sample Rate 1	SR115	SR114	SR113	SR112	SR111	SR110	SR19	SR18	SR17	SR16	SR15	SR14	SR13	SR12	SR11	SR10	BB80h

SR1 [15:0]

Writing to this register allows the user to program the sampling frequency from 7 kHz (1B58h) to 48 kHz (BB80h) in 1 Hz increments. The sample rate may be multiplied by 8/7 or 10/7 by setting Bits D6 and D5 in Register 76h.

#### endor ID (Index 7Ch=7Eh) leg D15 D11 D10 D9 **D8 D**7 D6 D5 D4 D3 D2 D1 D0 Default Nam D1 D13 um F0 Vend r ID F2 F1 S7 S6 S5 **S**4 **S**3 S2 **S**1 S0 4144h 'h S 17:0 his registed is ASCII encoded to This register is ASCII encoded t F [7:0] Reg D9 Name D15 D14 D12 D1 10 D D6 D $\overline{D2}$ D0 Default **D13** D3 D1 Num 7Eh Vendor ID2 Τ7 T6Т5 T4Т3 т0 RF REV6 RF REV3 REV2 REV1 REV Т2 V7 REV4 303h T [7:0] This register is ASCII encoded to "S." REV [7:0] Revision Register field contains the revision number. These bits are read-only and should be verified before accessing vendor-defined features

#### DIGITAL INTERFACE

#### AD1819A AC-Link Digital Serial Interface Protocol

The AD1819A incorporates an AC '97 5-pin digital serial interface that links it to a digital controller. AC-Link is a bidirectional, fixed rate, serial PCM digital stream. It handles multiple input, and output audio streams, as well as control register accesses employing a time division multiplexed (TDM) scheme. The AC-Link architecture divides each audio frame into 12 outgoing and 12 incoming data streams, up to 20-bit sample resolution. The AD1819A uses 16-bit samples. The data streams include:

AC '97 Protocol

• TAG	1 Input and Output
Control     Control Register Write Port	2 Output Slots
Status     Control Register Read Port	2 Input Slots
PCM Playback     2-Channel Composite PCM Output Stream	2 Output Slots
PCM Record Data     2-Channel Composite PCM Input Stream	2 Input Slots

Synchronization of all AC-Link data transactions is signaled by the AC '97 controller. The AD1819A drives the serial bit clock onto AC-Link, which the AC '97 controller then qualifies with a synchronization signal to construct audio frames.

SYNC, which is fixed at 48 kHz, is derived by dividing down the serial bit clock (BIT\_CLK) by 256. The BIT\_CLK is fixed at 12.288 MHz. AC-Link serial data is updated on each rising edge of BIT\_CLK. The receiver of AC-Link data, the AD1819A for outgoing data and the AC '97 controller for incoming data, samples each serial bit on the falling edge of BIT\_CLK. SYNC must remain high for a minimum of 1 BIT\_CLK up to a maximum duration of 16 BIT\_CLKs at the beginning of each audio frame. The first 16 bits of the audio frame is defined as the "Tag Phase." The remainder of the audio frame is the "Data Phase." The AD1819A uses SYNC to define the beginning of the audio frame. The AC-Link protocol provides for a special 16-bit time slot (Slot 0) wherein each bit conveys a valid tag for its corresponding time slot within the current audio frame. A "1" in a given bit position of Slot 0 indicates that the corresponding time slot within the current audio frame has been assigned to a data stream, and contains valid data. If a slot is "tagged" invalid, it is the responsibility of the source of the data, (AD1819A for the input stream, AC '97 controller for the output stream), to stuff all bit positions with 0s during that slot's active time. The AD1819A stuffs all invalid slots with zeros and ignores invalid input slots.

Additionally, for power savings, all clock, sync, and data signals can be halted.

For multiple codec operations, the AD1819A supports an enhanced mode for communicating with up to two additional codecs. The Slave 1 AD1819A codec uses Slots 5 and 6, while Slave 2 uses Slots 7 and 8 as shown in the following diagram.



#### Figure 10. AC-Link Audio Output Frame

A new audio output frame begins with a low-to-high transition of SYNC. SYNC is synchronous to the rising edge of BIT\_CLK. On the immediately following falling edge of BIT\_CLK, the AD1819A samples the assertion of SYNC. This falling edge marks the time when both sides of AC-Link are aware of the start of a new audio frame. On the next rising edge of BIT\_CLK, the AC '97 controller transitions SDATA\_OUT into the first bit position of Slot 0 (Valid Frame Bit). Each new bit position is presented to AC-Link on a rising edge of BIT\_CLK, and subsequently sampled by AD1819A on the following falling edge of BIT\_CLK. This sequence ensures that data transitions, and subsequent sample points for both incoming and outgoing data streams are time aligned.





SDATA\_OUT's composite stream is MSB justified (MSB first) with all nonvalid slots' bit positions stuffed with 0s by the AC '97 controller. The AD1819A ignores invalid slots.

In the event that there are less than 20 valid bits within an assigned and valid time slot, the AC '97 controller always stuffs all trailing norvalid bit positions of the 20-bit slot with 0s. The AD1819A ignores unused bits.

As an example, consider an 8-bit sample stream being played out to one of the AD1819A's DACs. The first 8-bit positions are presented to the DAC (MSB justified), followed by the next 12 bit positions, which are stuffed with 0s by the AC '97 controller.

When mono audio sample streams are output from the AC '97 controller, it is necessary that BOTH left and right stream time slots be filled with the same data

#### Slot 1: Command Address Por

The command port is used to control features and request status (see Audio Input Frame Slots I and 2) for AD1819A functions including, but not limited to, mixer settings and power management (refer to the control register section of this specification).

The control interface architecture supports up to sixty four 16-bit read/write registers, addressable on even byte boundaries. Only the even registers (00h, 02h, etc.) are valid, odd register (01h, 03h, etc.) accesses are discouraged (defaulting to the preceding even byte boundary—i.e., a read to 01h will return the 16-bit contents of 00h). Note that shadowing of the control register file on the AC '97 controller is an option left open to the implementation of the AC '97 controller. The AD1819A's control register file is readable as well as writable.

Audio output frame Slot 1 communicates control register address, and write/read command information to/AD/1819

#### Command Address Port Bit Assignments:

Bit (19)	Read/Write Command	(1 = Read, 0 = Write)
Bit (18:12)	Control Register Index	(64 16-Bit Locations, Addressed On Even Byte Boundaries)
Bit (11:0)	Reserved	(Stuffed with 0s)

The first bit (MSB) sampled by the AD1819A indicates whether the current control transaction is a read or a write operation. The following 7-bit positions communicate the targeted control register address. The trailing 12-bit positions within the slot are reserved.

#### Slot 2: Command Data Port

The command data port is used to deliver 16-bit control register write data in the event that the current command port operation is a write cycle (as indicated by Slot 1, Bit 19).

Bit (19:4)	Control Register Write Data	(Stuffed with 0s If Current Operation Is Not a Write)
Bit (3:0)	Reserved	(Stuffed with 0s)

If the current command port operation is not a write, the entire slot time should be stuffed with 0s by the AC '97 controller.

#### Slot 3: PCM Playback Left Channel

Audio output frame Slot 3 is the composite digital audio left playback stream. In a typical "Games Compatible" PC this slot is composed of standard PCM (.wav) output samples digitally mixed (on the AC '97 controller or host processor) with music synthesis output samples. If a sample stream of resolution less than 20 bits is transferred, the AC '97 controller should stuff all trailing nonvalid bit positions within this time slot with 0s.

#### Slot 4: PCM Playback Right Channel

Audio output frame Slot 4 is the composite digital audio right playback stream. In a typical "Games Compatible" PC this slot is composed of standard PCM (.wav) output samples digitally mixed (on the AC '97 controller or host processor) with music synthesis output samples. If a sample stream of resolution less than 20 bits is transferred, the AC '97 controller should stuff all trailing nonvalid bit positions within this time slot with 0s.

#### Slot 5-Slot 8: Multicodec Communication

- Slot 5 Slave 1 PCM Playback Left Channel
- Slot 6 Slave 1 PCM Playback Right Channel
- Slot 7 Slave 2 PCM Playback Left Channel
- Slot 8 Slave 2 PCM Playback Right Channel

#### Slot 6-Slot 12: Reserved

Audio output frame Slot 6 to Slot 12 are reserved for future use and should always be stuffed with 0s by the digital controller.

#### AC-Link Audio Input Frame (SDATA\_IN)

The audio input frame data streams correspond to the multiplexed bundles of all digital input data targeting the AC '97 controller. As is the case for audio output frame, each AC-Link audio input frame consists of twelve 20-bit time slots. Slot 0 is a special reserved time slot containing 16 bits used for AC-Link protocol infrastructure.

Within Slot 0 the first bit is a global bit (SDATA\_IN Slot 0, Bit 15) which flags whether or not AD1819A is in the "Codec Ready" state. If the "Codec Ready" bit is a 0, this indicates that AD1819A is not ready for normal operation. This condition is normal following the deassertion of power-on reset, for example, while AD1819A's voltage references settle. When the AC-Link "Codec Ready" indicates that the AC-Link and AD1819A control and status registers are in a fully operational state and all subsections are ready.

Prior to any attempts at putting AD1819A into operation the AC '97 controller should poll the first bit in the audio input frame SDATA\_IN Slot 0. Bit 15) for an indication that the AD1819A has asserted "Codec Ready." Once the AD1819A is sampled, "Codec Ready" is asserted/the next 12-bit positions sampled by the AC '97 controller indicate which of the corresponding 12 time slots are assigned to input data streams and that they contain valid data. The following diagram illustrates the time-slot-based AC-Link protocol



#### Figure 12. AC-Link Audio Input Frame

A new audio input frame begins with a low-to-high transition of SYNC. SYNC is synchronous to the rising edge of BIT\_CLK. On the immediately following falling edge of BIT\_CLK, the AD1819A samples the assertion of SYNC. This falling edge marks the time when both sides of AC-Link are aware of the start of a new audio frame. On the next rising of BIT\_CLK, the AD1819A transitions SDATA\_IN into the first bit position of Slot 0 ("Codec Ready" bit). Each new bit position is presented to AC-Link on a rising edge of BIT\_CLK, and subsequently sampled by the AC '97 controller on the following falling edge of BIT\_CLK. This sequence ensures that data transitions, and subsequent sample points for both incoming and outgoing data streams, are time aligned.



#### Figure 13. Start of an Audio Input Frame

SDATA\_IN's composite stream is MSB justified (MSB first) with all nonvalid bit positions (for assigned and/or unassigned time slots) stuffed with 0s by AD1819A.

#### Slot 0: Tag Phase SDATA\_IN

The AD1819A is capable of sampling data from 7 kHz to 48 kHz with a resolution of 1 kHz. To enable a sample rate other than the default 48 kHz, set the DRQEN bit (Register 74h Bit 11). This allows DAC request bits (these are low active) to be output on the SDATA\_IN stream. The digital controller should monitor the ADC valid bits to determine when the codec has valid data ready to send.

#### TAG Phase Bit Assignments:

Bit (15)	Codec Ready
Bit (14)	Slot 1 Valid
Bit (13)	Slot 2 Valid
Bit (12)	Slot 3 Valid/ADC Left Data Is Valid on Slot 3
Bit (11)	Slot 4 Valid/ADC Right Data Is Valid on Slot 4
Bit (10)	Slot 5 Valid/ADC Left Data Slave 1 Valid on Slot 5
Bit (9)	Slot 6 Valid/ADC Right Data Slave 1 Valid on Slot 6
Bit (8)	Slot 7 Valid/ADC Left Data Slave 2 Valid on Slot 7
Bit (7)	Slot 8 Valid/ADC Right Data Slave 2 Valid on Slot 8
Bit (6:0)	Not Used

#### Slot 1: Status Address Port

The status port is used to monitor status for AD1819A functions including, but not limited to, mixer settings and power management.

Audio input frame Slot 1's stream echoes the control register index, for historical reference, for the data to be returned in Slot 2 (assuming that Slots 1/and 2 had been tagged "valid" by the AD1819A during Slot 0).



The first bit (MSB) generated by the AD1819A is always stuffed with a 0. The following 7-bit positions communicate the associated control register address, and the trailing 12-bit positions are stuffed with 0s by the AD1819A.

#### Slot 2: Status Data Port

The status data port delivers 16-bit control register read data.

Bit (19:4)	Control Register Read Data	(Stuffed with 0s If Tagged "Invalid" by AD1819A)
Bit (3:0)	RESERVED	(Stuffed with 0s)

If Slot 2 is tagged "invalid" by the AD1819A, the entire slot will be stuffed with 0s by the AD1819A.

#### Slot 3: PCM Record Left Channel

Audio input frame Slot 3 is the left channel output of the AD1819A's input MUX, post-ADC.

AD1819A transmits its ADC output data (MSB first), and stuffs the trailing nonvalid bit positions with 0s to fill out its 20-bit time slot.

#### Slot 4: PCM Record Right Channel

Audio input frame Slot 4 is the right channel output of the AD1819A's input MUX, post-ADC.

AD1819A transmits its ADC output data (MSB first), and stuffs the trailing nonvalid bit positions with 0s to fill out its 20-bit time slot.

#### Slot 5-Slot 8: Multicodec Communication

- Slot 5 Slave 1 PCM Record Left Channel
- Slot 6 Slave 1 PCM Record Right Channel
- Slot 7 Slave 2 PCM Record Left Channel
- Slot 8 Slave 2 PCM Record Right Channel

#### Slot 9-Slot 12: Reserved

Audio input frame Slots 9-12 are reserved for future use and are always stuffed with 0s by the AD1819A.

#### **AC-Link Low Power Mode**

The AC-Link signals can be placed in a low power mode. When the AD1819A's Power-Down Register (26h) is programmed to the appropriate value, both BIT\_CLK and SDATA\_IN will be brought to a logic low voltage level.



NOTE: BIT\_CLK NOT TO SCALE

#### Figure 14. AC-Link Power-Down Timing

BTT\_CLK and SDATA\_IN are transitioned low immediately following the decode of the write to the Power-Down Register (26h) with PR4. When the AC '97 controller driver is at the point where it is ready to program the AC-Link into its low power mode, Slots (1 and 2) must be the only valid stream in the audio output frame.

The AC '97 controller should also drive SYNG and SDATA\_OUT low after programming AD1819A to this low power "halted" mode.

Once AD18/9A has been instructed to halt BIT\_CLK, a special "wake-up" protocol must be used to bring the AC-Link to the active mode, since normal audio output and input frames can not be communicated in the absence of BIT\_CLK.

#### Waking up the AC-Link

There are two methods for bringing the AQ-Link out of a low power, halted mode. Regardless of the method, it is the AC '97 controller that performs the wake up task.

AC-Link protocol provides for a "Cold AC '97 Reset," and a "Warm AC '97 Reset." The surrent power-down state would ultimately dictate which form of AC '97 reset is appropriate. Unless a "cold" or "register" reset (a write to the Reset Register) is performed, wherein the AD1819A registers are initialized to their default values, registers are required to keep state during all power-down modes. The Serial Configuration Register (0x74) maintains state during a register reset.

Once powered down, reactivation of the AC-Link via reassertion of the SYNC signal may be immediate. When the AD1819A powers up, it indicates readiness via the Codec Ready Bit (Input Slot 0, Bit 15).

#### Cold AC '97 Reset

A cold reset is achieved by asserting **RESET** for at least the minimum specified time. SYNC and SDATA\_IN should be held low during the rising edge of **RESET**. By driving **RESET**, BIT\_CLK and SDATA\_IN will be activated, and all AD1819A control registers will be initialized to their default power-on reset values.

RESET is an asynchronous AD1819A input.

#### Warm AC '97 Reset

A warm AC '97 reset will reactivate the AC-Link without altering the current AD1819A register values. A warm reset is signaled by driving SYNC high for a minimum of 1  $\mu$ s in the absence of BIT\_CLK.

Within normal audio frames SYNC is a synchronous AD1819A input. In the absence of BIT\_CLK, however, SYNC is treated as an asynchronous input used in the generation of a warm reset to the AD1819A.

#### MULTIPLE CODE CONFIGURATION Setting Up Multiple Codecs

The AD1819A may be used with up to two additional AD1819 or AD1819A codecs. In order to configure the codecs as Master, Slave 1 or Slave 2, refer to the following table.

CS1	CS0	Configuration
0	0	Slave 1 Codec
0	1	Slave 2 Codec
1	0	Master Codec
1	1	AC '97 Mode Codec

 $0 = Ground; 1 = V_{DD}.$ 

The XTAL\_IN pin on the Slave Codecs "must" be tied to ground and the CHAIN\_IN pin "must" be tied to ground on the last codec Slave 1 (on a 2-codec design) or SLAVE 2 (on a 3-codec design). See Figures 15, 16 and 17.

#### **Configure the Codec Resources**

Programing REGM (2:0) bits in the Serial Configuration Register (74h) allows the digital controller read write access to all the internal registers on each codec according to the following table.

REGM2	REGM1	REGM0	Read	Write
0	0	0	x	x
0	0	1	Master	Master
0	1	0	Slave 1	Slave 1
0	1	1	Master	Master, Slave 1
1	0	0	Slave 2	Slave 2
1	0	1	Master	Master, Slave 2
1	1	0	Slave 1	Slave 1, Slave 2
1	1	1	Master	Master, Slave 1, Slave 2

#### **APPLICATIONS CIRCUITS**

The AD1819A has been designed to require a minimum amount of external circuitry. The recommended applications circuits are shown in Figures 15–18. Reference designs for the AD1819A are available and may be obtained by contacting your local Analog Devices' sales representative or authorized distributor. Example shell programs for establishing a communications path between the AD1819A and an ADSP-21xx DSP are also available.



Figure 15. Recommended One Codec Application Circuit



Figure 16. Three Codec System Example



Figure 18. Microphone Input

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).



