

**VN772K**

## QUAD SMART POWER SOLID STATE RELAY FOR COMPLETE H BRIDGE CONFIGURATIONS

TYPE	R <sub>DS(on)</sub>	I <sub>OUT</sub>	V <sub>CC</sub>
VN772K	120 mΩ (*)	9A (**)	36V


(\*) Total resistance of one side in bridge configuration

(\*\*) Typical current limitation value

- SUITED AS LOW VOLTAGE BRIDGE
- LINEAR CURRENT LIMITATION
- VERY LOW STAND-BY POWER DISSIPATION
- SHORT CIRCUIT PROTECTED
- DOUBLE STATUS FLAG DIAGNOSTIC (OPEN DRAIN)
- INTEGRATED CLAMPING CIRCUITS
- UNDervoltage PROTECTION
- ESD PROTECTION

### DESCRIPTION

The VN772K is a device formed by three monolithic chips housed in a standard SO-28 package: a double high side and two low side switches. Both the double high side and low side switches are made using STMicroelectronics VIPower™ M0-3 Technology. This device is suitable to drive a DC motor in a bridge configuration as well as to be used as a quad switch for any low voltage application. The dual

**SO-28**


high side switches have built-in thermal shutdown to protect the chips from overtemperature and current limiter blocks to protect the device from short circuit. Status output is provided to indicate open load in off and on state and overtemperature. The low side switches are two OMNIFET II types (fully autoproTECTED Power MOSFET in VIPower™ technology). They have built-in thermal shutdown, linear current limitation and overvoltage clamping. Fault feedback for thermal intervention can be detected by monitoring the voltage at the input pin.

### PIN FUNCTION


No	NAME	FUNCTION
1, 3, 25, 28	DRAIN 3	Drain of Switch 3 (low-side switch)
2	INPUT 3	Input of Switch 3 (low-side switch)
4, 11	N.C.	Not Connected
5, 10, 19, 24	V <sub>CC</sub>	Drain of Switches 1 and 2 (high-side switches) and Power Supply Voltage
6	GND	Ground of Switches 1 and 2 (high-side switches)
7	INPUT 1	Input of Switch 1 (high-side switches)
8	DIAGNOSTIC	Diagnostic of Switches 1 and 2 (high-side switches)
9	INPUT 2	Input of Switch 2 (high-side switch)
12, 14, 15, 18	DRAIN 4	Drain of switch 4 (low-side switch)
13	INPUT 4	Input of Switch 4 (low-side switch)
16, 17	SOURCE 4	Source of Switch 4 (low-side switch)
20, 21	SOURCE 2	Source of Switch 2 (high-side switch)
22, 23	SOURCE 1	Source of Switch 1 (high-side switch)
26, 27	SOURCE 3	Source of Switch 3 (low-side switch)

## VN772K

### BLOCK DIAGRAM



## CONNECTION DIAGRAM



## THERMAL DATA

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal Resistance Junction-case (High-side switch)	MAX	°C/W
R <sub>thj-case</sub>	Thermal Resistance Junction-case (Low-side switch)	MAX	°C/W
R <sub>thj-amb</sub>	Thermal Resistance Junction-ambient	MAX	°C/W

## ABSOLUTE MAXIMUM RATING

## DUAL HIGH SIDE SWITCH

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage	41	V
- V <sub>CC</sub>	Reverse DC Supply Voltage	- 0.3	V
- I <sub>GND</sub>	DC Reverse Ground Pin Current	- 200	mA
I <sub>OUT</sub>	DC Output Current	Internally Limited	A
- I <sub>OUT</sub>	Reverse DC Output Current	- 6	A
I <sub>IN</sub>	DC Input Current	+/- 10	mA
I <sub>STAT</sub>	DC Status Current	+/- 10	mA
V <sub>ESD</sub>	Electrostatic Discharge (Human Body Model: R=1.5KΩ; C=100pF)		
	- INPUT	4000	V
	- STATUS	4000	V
	- OUTPUT	5000	V
	- V <sub>CC</sub>	5000	V
P <sub>tot</sub>	Power Dissipation T <sub>c</sub> =25°C	6	W
T <sub>j</sub>	Junction Operating Temperature	Internally Limited	°C
T <sub>c</sub>	Case Operating Temperature	- 40 to 150	°C
T <sub>stg</sub>	Storage Temperature	- 55 to 150	°C

## VN772K

---

### ABSOLUTE MAXIMUM RATING (continued)

#### LOW SIDE SWITCHES

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source Voltage ( $V_{IN}=0V$ )	Internally Clamped	V
$V_{IN}$	Input Voltage	Internally Clamped	V
$I_{IN}$	Input Current	+/-20	mA
$R_{IN\ MIN}$	Minimum Input Series Impedance	150	$\Omega$
$I_D$	Drain Current	Internally Limited	A
$I_R$	Reverse DC Output Current	-10.5	A
$V_{ESD1}$	Electrostatic Discharge ( $R=1.5K\Omega$ , $C=100pF$ )	4000	V
$V_{ESD2}$	Electrostatic Discharge on output pin only ( $R=330\Omega$ , $C=150pF$ )	16500	V
$P_{tot}$	Power Dissipation ( $T_C=25^\circ C$ )	6	W
$T_j$	Operating Junction Temperature	Internally limited	$^\circ C$

### ELECTRICAL CHARACTERISTICS FOR DUAL HIGH SIDE SWITCH

( $8V < V_{CC} < 36V$ ;  $-40^\circ C < T_j < 150^\circ C$ , unless otherwise specified)

POWER OUTPUTS (Per each channel)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$V_{CC\ (**)}$	Operating Supply Voltage		5.5	13	36	V
$V_{USD\ (**)}$	Undervoltage Shut-down		3	4	5.5	V
$V_{OV\ (**)}$	Ovvoltage Shut-down		36			V
$R_{DS(on)}$	On State Resistance	$I_{OUT}=2A$ ; $T_j=25^\circ C$ $I_{OUT}=2A$ ; $V_{CC}>8V$			60 120	$m\Omega$ $m\Omega$
$I_S\ (**)$	Supply Current	Off State; $V_{CC}=13V$ ; $V_{IN}=V_{OUT}=0V$		12	40	$\mu A$
		Off State; $V_{CC}=13V$ ; $T_j=25^\circ C$ ; $V_{IN}=V_{OUT}=0V$		12	25	$\mu A$
		On State; $V_{CC}=13V$		5	7	$mA$
$I_{L(off1)}$	Off State Output Current	$V_{IN}=V_{OUT}=0V$ ; $V_{CC}=36V$ ; $T_j=125^\circ C$	0		50	$\mu A$
$I_{L(off2)}$	Off State Output Current	$V_{IN}=0V$ ; $V_{OUT}=3.5V$	-75		0	$\mu A$
$I_{L(off3)}$	Off State Output Current	$V_{IN}=V_{OUT}=0V$ ; $V_{CC}=13V$ ; $T_j=125^\circ C$			5	$\mu A$
$I_{L(off4)}$	Off State Output Current	$V_{IN}=V_{OUT}=0V$ ; $V_{CC}=13V$ ; $T_j=25^\circ C$			3	$\mu A$

SWITCHING (Per each channel) ( $V_{CC}=13V$ )

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$t_{d(on)}$	Turn-on Delay Time	$R_L=6.5\Omega$ from $V_{IN}$ rising edge to $V_{OUT}=1.3V$		30		$\mu s$
$t_{d(off)}$	Turn-off Delay Time	$R_L=6.5\Omega$ from $V_{IN}$ falling edge to $V_{OUT}=11.7V$		30		$\mu s$
$dV_{OUT}/dt_{(on)}$	Turn-on Voltage Slope	$R_L=6.5\Omega$ from $V_{OUT}=1.3V$ to $V_{OUT}=10.4V$		See relative diagram		$V/\mu s$
$dV_{OUT}/dt_{(off)}$	Turn-off Voltage Slope	$R_L=6.5\Omega$ from $V_{OUT}=11.7V$ to $V_{OUT}=1.3V$		See relative diagram		$V/\mu s$

(\*\*) Per device

**ELECTRICAL CHARACTERISTICS FOR DUAL HIGH SIDE SWITCH (continued)****INPUT PINS (Per each channel)**

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$V_{IL}$	Input Low Level				1.25	V
$I_{IL}$	Low Level Input Current	$V_{IN}=1.25V$	1			$\mu A$
$V_{IH}$	Input High Level		3.25			V
$I_{IH}$	High Level Input Current	$V_{IN}=3.25V$			10	$\mu A$
$V_{I(hyst)}$	Input Hysteresis Voltage		0.5			V
$V_{ICL}$	Input Clamp Voltage	$I_{IN}=1mA$ $I_{IN} = -1mA$	6.5	7.4 -0.7	8.5	V V

**LOGIC INPUT (Per each channel)**

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$V_{IL}$	Input Low Level				1.25	V
$I_{IL}$	Low Level Input Current	$V_{IN} = 1.25V$	1			$\mu A$
$V_{IH}$	Input High Level		3.25			V
$I_{IH}$	High Level Input Current	$V_{IN} = 3.25V$			10	$\mu A$
$V_{I(hyst)}$	Input Hysteresis Voltage		0.5			V
$V_{ICL}$	Input Clamp Voltage	$I_{IN} = 1mA$ $I_{IN} = -1mA$	6	6.8 -0.7	8	V V

**STATUS PIN (Per each channel)**

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$V_{STAT}$	Status Low Output Voltage	$I_{STAT}= 1.6 mA$			0.5	V
$I_{LSTAT}$	Status Leakage Current	Normal Operation; $V_{STAT}= 5V$			10	$\mu A$
$C_{STAT}$	Status Pin Input Capacitance	Normal Operation; $V_{STAT}= 5V$			100	pF
$V_{SCL}$	Status Clamp Voltage	$I_{STAT}= 1mA$ $I_{STAT}= -1mA$	6	6.8 -0.7	8	V V

**PROTECTIONS (Per each channel)**

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$T_{TSD}$	Shut-down Temperature		150	175	200	°C
$T_R$	Reset Temperature		135			°C
$T_{hyst}$	Thermal Hysteresis		7	15		°C
$t_{SDL}$	Status Delay in Overload Conditions	$T_j > T_{TSD}$			20	$\mu s$
$I_{lim}$	Current limitation	$T_j=125^{\circ}C$ $5.5V < V_{CC} < 36V$	6 8.5	9	15 15 15	A A A
$V_{demag}$	Turn-off Output Clamp Voltage	$I_{OUT}=2A$ ; $L= 6mH$	$V_{CC}-41$	$V_{CC}-48$	$V_{CC}-55$	V

## **VN772K**

---

### **ELECTRICAL CHARACTERISTICS FOR DUAL HIGH SIDE SWITCH (continued)** OPENLOAD DETECTION (Per each channel)

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$I_{OL}$	Openload ON State Detection Threshold	$V_{IN}=5V$	50	100	200	mA
$t_{DOL(on)}$	Openload ON State Detection Delay	$I_{OUT}=0A$			200	$\mu s$
$V_{OL}$	Openload OFF State Voltage Detection Threshold	$V_{IN}=0V$	1.5	2.5	3.5	V
$T_{DOL(off)}$	Openload Detection Delay at Turn Off				1000	$\mu s$

**ELECTRICAL CHARACTERISTICS FOR LOW SIDE SWITCHES**(-40°C < T<sub>j</sub> < 150°C, unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V <sub>CLAMP</sub>	Drain-source Clamp Voltage	V <sub>IN</sub> =0V; I <sub>D</sub> =3.5A	40	45	55	V
V <sub>CLTH</sub>	Drain-source Clamp Threshold Voltage	V <sub>IN</sub> =0V; I <sub>D</sub> =2mA	36			V
V <sub>INTH</sub>	Input Threshold Voltage	V <sub>DS</sub> =V <sub>IN</sub> ; I <sub>D</sub> =1mA	0.5		2.5	V
I <sub>ISS</sub>	Supply Current from Input Pin	V <sub>DS</sub> =0V; V <sub>IN</sub> =5V		100	150	μA
V <sub>INCL</sub>	Input-Source Clamp Voltage	I <sub>IN</sub> =1mA I <sub>IN</sub> =-1mA	6 -1.0	6.8	8 -0.3	V
I <sub>DSS</sub>	Zero Input Voltage Drain Current (V <sub>IN</sub> =0V)	V <sub>DS</sub> =13V; V <sub>IN</sub> =0V; T <sub>j</sub> =25°C V <sub>DS</sub> =25V; V <sub>IN</sub> =0V			30 75	μA

ON

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>IN</sub> =5V; I <sub>D</sub> =3.5A; T <sub>j</sub> =25°C V <sub>IN</sub> =5V; I <sub>D</sub> =3.5A			60 120	mΩ

(T<sub>j</sub>=25°C, unless otherwise specified)

DYNAMIC

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
g <sub>fs</sub> (*)	Forward Transconductance	V <sub>DD</sub> =13V; I <sub>D</sub> =3.5A		9		S
C <sub>OSS</sub>	Output Capacitance	V <sub>DS</sub> =13V; f=1MHz; V <sub>IN</sub> =0V		220		pF

SWITCHING

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
t <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> =15V; I <sub>D</sub> =3.5A V <sub>gen</sub> =5V; R <sub>gen</sub> =R <sub>IN MIN</sub> =150Ω		100	300	ns
t <sub>r</sub>	Rise Time			470	1500	ns
t <sub>d(off)</sub>	Turn-off Delay Time			500	1500	ns
t <sub>f</sub>	Fall Time			350	1000	ns
t <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> =15V; I <sub>D</sub> =3.5A V <sub>gen</sub> =5V; R <sub>gen</sub> =2.2KΩ		0.75	2.3	μs
t <sub>r</sub>	Rise Time			4.6	14.0	μs
t <sub>d(off)</sub>	Turn-off Delay Time			5.4	16.0	μs
t <sub>f</sub>	Fall Time			3.6	11.0	μs
(dI/dt) <sub>on</sub>	Turn-on Current Slope	V <sub>DD</sub> =15V; I <sub>D</sub> =3.5A V <sub>gen</sub> =5V; R <sub>gen</sub> =R <sub>IN MIN</sub> =150Ω		6.5		A/μs
Q <sub>i</sub>	Total Input Charge	V <sub>DD</sub> =12V; I <sub>D</sub> =3.5A; V <sub>IN</sub> =5V I <sub>gen</sub> =2.13mA		18		nC

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V <sub>SD</sub> (*)	Forward On Voltage	I <sub>SD</sub> =3.5A; V <sub>IN</sub> =0V I <sub>SD</sub> =3.5A; dI/dt=20A/μs V <sub>DD</sub> =30V; L=200μH		0.8		V
t <sub>rr</sub>	Reverse Recovery Time			220		ns
Q <sub>rr</sub>	Reverse Recovery Charge			0.28		μC
I <sub>RRM</sub>	Reverse Recovery Current			2.5		A

## VN772K

---

### ELECTRICAL CHARACTERISTICS FOR LOW SIDE SWITCHES (continued)


PROTECTIONS (-40°C < T<sub>j</sub> < 150°C, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
I <sub>lim</sub>	Drain Current Limit	V <sub>IN</sub> =5V; V <sub>DS</sub> =13V	6	9	12	A
		V <sub>IN</sub> =5V; V <sub>DS</sub> =13V; T <sub>j</sub> =125°C	6.5		12	A
t <sub>dlim</sub>	Step Response Current Limit	V <sub>IN</sub> =5V; V <sub>DS</sub> =13V		4.0		μs
T <sub>jsh</sub>	Overttemperature Shutdown		150	175		°C
T <sub>jrs</sub>	Overttemperature Reset		135			°C
I <sub>gf</sub>	Fault Sink Current	V <sub>IN</sub> = 5V; V <sub>DS</sub> =13V; T <sub>j</sub> =T <sub>jsh</sub>		15		mA
E <sub>as</sub>	Single Pulse Avalanche Energy	starting T <sub>j</sub> =25°C; V <sub>DD</sub> =24V V <sub>IN</sub> =5V; R <sub>gen</sub> =R <sub>IN MIN</sub> =150Ω; L=24mH	200			mJ

(\*) Pulsed: Pulse duration = 300μs, duty cycle 1.5%

## DUAL HIGH-SIDE SWITCH


## SWITCHING TIME WAVEFORMS




## TRUTH TABLE

CONDITIONS	INPUT	OUTPUT	STATUS
Normal Operation	L H	L H	H H
Current Limitation	L	L	H
	H	X	$(T_j < T_{TSD})$ H $(T_j > T_{TSD})$ L
	H	X	
Overtemperature	L H	L L	H L
Undervoltage	L H	L L	X X
Overvoltage	L H	L L	H H
Output Voltage $> V_{OL}$	L H	H H	L H
Output Current $< I_{OL}$	L H	L H	H L

## OPEN LOAD STATUS TIMING (with external pull-up)





## OVER TEMP STATUS TIMING



## VN772K

### TYPICAL APPLICATION DIAGRAM




**Figure1:** Waveforms


## VN772K

### ELECTRICAL CHARACTERIZATION FOR DUAL HIGH SIDE SWITCH


Off State Output Current




High Level Input Current




Input Clamp Voltage




Status Leakage Current



Status Low Output Voltage




Status Clamp Voltage




**ELECTRICAL CHARACTERIZATION FOR DUAL HIGH SIDE SWITCH (continued)**


On State Resistance Vs  $T_{case}$




On State Resistance Vs  $V_{CC}$




Openload On State Detection Threshold




Input High Level



Input Low Level



Input Hysteresis Voltage




## VN772K


### ELECTRICAL CHARACTERIZATION FOR DUAL HIGH SIDE SWITCH (continued)

Overvoltage Shutdown


Openload Off State Voltage Detection Threshold




Turn-on Voltage Slope



Turn-off Voltage Slope




$I_{LIM}$  Vs  $T_{case}$




## ELECTRICAL CHARACTERIZATION FOR LOW SIDE SWITCHES


### Source-Drain Diode Forward Characteristics




### Static Drain Source On Resistance




### Derating Curve




### Static Drain-Source On resistance Vs. Input Voltage



### Static Drain-Source On resistance Vs. Input Voltage




### Transconductance




## VN772K

### ELECTRICAL CHARACTERIZATION FOR LOW SIDE SWITCHES (continued)


#### Static Drain-Source On Resistance Vs. Id




#### Transfer Characteristics




#### Turn On Current Slope




#### Turn On Current Slope



#### Input Voltage Vs. Input Charge




#### Turn off drain source voltage slope




### ELECTRICAL CHARACTERIZATION FOR LOW SIDE SWITCHES (continued)


#### Turn Off Drain-Source Voltage Slope




#### Capacitance Variations




#### Switching Time Resistive Load




#### Switching Time Resistive Load



#### Output Characteristics





#### Normalized On Resistance Vs. Temperature




## VN772K

### ELECTRICAL CHARACTERIZATION FOR LOW SIDE SWITCHES (continued)

Normalized Input Threshold Voltage Vs. Current Limit Vs. Junction Temperature  
Temperature




### Step Response Current Limit




## SO-28 MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			2.65			0.104
a1	0.10		0.30	0.004		0.012
b	0.35		0.49	0.013		0.019
b1	0.23		0.32	0.009		0.012
C		0.50			0.020	
c1	45 (typ.)					
D	17.7		18.1	0.697		0.713
E	10.00		10.65	0.393		0.419
e		1.27			0.050	
e3		16.51			0.650	
F	7.40		7.60	0.291		0.299
L	0.40		1.27	0.016		0.050
S	8 (max.)					







## VN772K

### SO-28 TUBE SHIPMENT (no suffix)

	<table border="1"> <tr> <td><b>Base Q.ty</b></td><td>28</td></tr> <tr> <td><b>Bulk Q.ty</b></td><td>700</td></tr> <tr> <td><b>Tube length (<math>\pm 0.5</math>)</b></td><td>532</td></tr> <tr> <td><b>A</b></td><td>3.5</td></tr> <tr> <td><b>B</b></td><td>13.8</td></tr> <tr> <td><b>C (<math>\pm 0.1</math>)</b></td><td>0.6</td></tr> </table>	<b>Base Q.ty</b>	28	<b>Bulk Q.ty</b>	700	<b>Tube length (<math>\pm 0.5</math>)</b>	532	<b>A</b>	3.5	<b>B</b>	13.8	<b>C (<math>\pm 0.1</math>)</b>	0.6
<b>Base Q.ty</b>	28												
<b>Bulk Q.ty</b>	700												
<b>Tube length (<math>\pm 0.5</math>)</b>	532												
<b>A</b>	3.5												
<b>B</b>	13.8												
<b>C (<math>\pm 0.1</math>)</b>	0.6												
All dimensions are in mm.													

### TAPE AND REEL SHIPMENT (suffix "13TR")

	<b>REEL DIMENSIONS</b>																								
<table border="1"> <tr> <td><b>Base Q.ty</b></td><td>1000</td></tr> <tr> <td><b>Bulk Q.ty</b></td><td>1000</td></tr> <tr> <td><b>A (max)</b></td><td>330</td></tr> <tr> <td><b>B (min)</b></td><td>1.5</td></tr> <tr> <td><b>C (<math>\pm 0.2</math>)</b></td><td>13</td></tr> <tr> <td><b>F</b></td><td>20.2</td></tr> <tr> <td><b>G (+ 2 / -0)</b></td><td>16.4</td></tr> <tr> <td><b>N (min)</b></td><td>60</td></tr> <tr> <td><b>T (max)</b></td><td>22.4</td></tr> </table>		<b>Base Q.ty</b>	1000	<b>Bulk Q.ty</b>	1000	<b>A (max)</b>	330	<b>B (min)</b>	1.5	<b>C (<math>\pm 0.2</math>)</b>	13	<b>F</b>	20.2	<b>G (+ 2 / -0)</b>	16.4	<b>N (min)</b>	60	<b>T (max)</b>	22.4						
<b>Base Q.ty</b>	1000																								
<b>Bulk Q.ty</b>	1000																								
<b>A (max)</b>	330																								
<b>B (min)</b>	1.5																								
<b>C (<math>\pm 0.2</math>)</b>	13																								
<b>F</b>	20.2																								
<b>G (+ 2 / -0)</b>	16.4																								
<b>N (min)</b>	60																								
<b>T (max)</b>	22.4																								
<b>TAPE DIMENSIONS</b>																									
According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb 1986																									
<table border="1"> <tr> <td><b>Tape width</b></td> <td><b>W</b></td> <td>16</td> </tr> <tr> <td><b>Tape Hole Spacing</b></td> <td><b>P0 (<math>\pm 0.1</math>)</b></td> <td>4</td> </tr> <tr> <td><b>Component Spacing</b></td> <td><b>P</b></td> <td>12</td> </tr> <tr> <td><b>Hole Diameter</b></td> <td><b>D (<math>\pm 0.1/-0</math>)</b></td> <td>1.5</td> </tr> <tr> <td><b>Hole Diameter</b></td> <td><b>D1 (min)</b></td> <td>1.5</td> </tr> <tr> <td><b>Hole Position</b></td> <td><b>F (<math>\pm 0.05</math>)</b></td> <td>7.5</td> </tr> <tr> <td><b>Compartment Depth</b></td> <td><b>K (max)</b></td> <td>6.5</td> </tr> <tr> <td><b>Hole Spacing</b></td> <td><b>P1 (<math>\pm 0.1</math>)</b></td> <td>2</td> </tr> </table>	<b>Tape width</b>	<b>W</b>	16	<b>Tape Hole Spacing</b>	<b>P0 (<math>\pm 0.1</math>)</b>	4	<b>Component Spacing</b>	<b>P</b>	12	<b>Hole Diameter</b>	<b>D (<math>\pm 0.1/-0</math>)</b>	1.5	<b>Hole Diameter</b>	<b>D1 (min)</b>	1.5	<b>Hole Position</b>	<b>F (<math>\pm 0.05</math>)</b>	7.5	<b>Compartment Depth</b>	<b>K (max)</b>	6.5	<b>Hole Spacing</b>	<b>P1 (<math>\pm 0.1</math>)</b>	2	
<b>Tape width</b>	<b>W</b>	16																							
<b>Tape Hole Spacing</b>	<b>P0 (<math>\pm 0.1</math>)</b>	4																							
<b>Component Spacing</b>	<b>P</b>	12																							
<b>Hole Diameter</b>	<b>D (<math>\pm 0.1/-0</math>)</b>	1.5																							
<b>Hole Diameter</b>	<b>D1 (min)</b>	1.5																							
<b>Hole Position</b>	<b>F (<math>\pm 0.05</math>)</b>	7.5																							
<b>Compartment Depth</b>	<b>K (max)</b>	6.5																							
<b>Hole Spacing</b>	<b>P1 (<math>\pm 0.1</math>)</b>	2																							
All dimensions are in mm.																									
																									

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in ITALY- All Rights Reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia -  
Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>