

HIGH SIDE DRIVER


TYPE	R _{DS(on)}	I _{OUT}	V _{CC}
VN750			
VN750S	60 mΩ	6 A	36 V
VN750PT			
VN750-B5			

- CMOS COMPATIBLE INPUT
- ON STATE OPEN LOAD DETECTION
- OFF STATE OPEN LOAD DETECTION
- SHORTED LOAD PROTECTION
- UNDervoltage AND OVERVOLTAGE SHUTDOWN
- PROTECTION AGAINST LOSS OF GROUND
- VERY LOW STAND-BY CURRENT
- REVERSE BATTERY PROTECTION (*)

DESCRIPTION

The VN750, VN750S, VN750PT, VN750-B5 are a monolithic device designed in STMicroelectronics VIPower M0-3 Technology, intended for driving any kind of load with one side connected to ground.


Active V_{CC} pin voltage clamp protects the device against low energy spikes (see ISO7637 transient



compatibility table). Active current limitation combined with thermal shutdown and automatic restart protect the device against overload.

The device detects open load condition both in on and off state. Output shorted to V_{CC} is detected in the off state. Device automatically turns off in case of ground pin disconnection.

BLOCK DIAGRAM



(*) See application schematic at page 8


Rev. 1

VN750 / VN750S / VN750PT / VN750-B5


ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value				Unit
		SO-8	PENTAWATT	P ² PAK	PPAK	
V_{CC}	DC Supply Voltage		41			V
- V_{CC}	Reverse DC Supply Voltage		- 0.3			V
- I_{gnd}	DC Reverse Ground Pin Current		- 200			mA
I_{OUT}	DC Output Current		Internally Limited			A
- I_{OUT}	Reverse DC Output Current		- 6			A
I_{IN}	DC Input Current		+/- 10			mA
I_{STAT}	DC Status Current		+/- 10			mA
V_{ESD}	Electrostatic Discharge (Human Body Model: $R=1.5\text{ k}\Omega$; $C=100\text{ pF}$)					
	- INPUT		4000			V
	- STATUS		4000			V
	- OUTPUT		5000			V
	- V_{CC}		5000			V
E_{MAX}	Maximum Switching Energy ($L=1.8\text{ mH}$; $R_L=0\Omega$; $V_{bat}=13.5\text{ V}$; $T_{jstart}=150^\circ\text{C}$; $I_L=9\text{ A}$)	100				mJ
E_{MAX}	Maximum Switching Energy ($L=2.46\text{ mH}$; $R_L=0\Omega$; $V_{bat}=13.5\text{ V}$; $T_{jstart}=150^\circ\text{C}$; $I_L=9\text{ A}$)			138	138	mJ
P_{tot}	Power Dissipation $T_C=25^\circ\text{C}$	4.2	60	60	60	W
T_j	Junction Operating Temperature		Internally Limited			$^\circ\text{C}$
T_c	Case Operating Temperature		- 40 to 150			$^\circ\text{C}$
T_{stg}	Storage Temperature		- 55 to 150			$^\circ\text{C}$

CONFIGURATION DIAGRAM (TOP VIEW) & SUGGESTED CONNECTIONS FOR UNUSED AND N.C. PINS



CURRENT AND VOLTAGE CONVENTIONS



THERMAL DATA

Symbol	Parameter	Value				Unit	
		S0-8	PENTAWATT	P ² PAK	PPAK		
R _{thj-case}	Thermal Resistance Junction-case	Max	-	2.1	2.1	2.1	°C/W
R _{thj-lead}	Thermal Resistance Junction-lead	Max	30	-	-	-	°C/W
R _{thj-amb}	Thermal Resistance Junction-ambient	Max	93 (1)	62.1	52.1 (3)	77.1 (3)	°C/W
			82 (2)	62.1	37 (4)	44 (4)	°C/W

(1) When mounted on a standard single-sided FR-4 board with 0.5cm² of Cu (at least 35µm thick) connected to all V_{CC} pins. Horizontal mounting and no artificial air flow.

(2) When mounted on a standard single-sided FR-4 board with 2cm² of Cu (at least 35µm thick) connected to all V_{CC} pins. Horizontal mounting and no artificial air flow.

(3) When mounted on a standard single-sided FR-4 board with 0.5cm² of Cu (at least 35µm thick). Horizontal mounting and no artificial air flow.

(4) When mounted on a standard single-sided FR-4 board with 6cm² of Cu (at least 35µm thick). Horizontal mounting and no artificial air flow.

ELECTRICAL CHARACTERISTICS (8V<V_{CC}<36V; -40°C<T_j<150°C unless otherwise specified)**POWER**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V _{CC}	Operating Supply Voltage		5.5	13	36	V
V _{USD}	Undervoltage Shut-down		3	4	5.5	V
V _{USDhyst}	Undervoltage Shut-down Hysteresis			0.5		V
V _{OV}	Oversupply Shut-down		36			V
R _{ON}	On State Resistance	I _{OUT} =2A; T _j =25°C; V _{CC} >8V I _{OUT} =2A; V _{CC} >8V		(#)	60 120	mΩ mΩ
I _S	Supply Current	Off State; V _{CC} =13V; V _{IN} =V _{OUT} =0V		10	25	μA
		Off State; V _{CC} =13V; V _{IN} =V _{OUT} =0V; T _j =25°C		10	20	μA
		On State; V _{CC} =13V; V _{IN} =5V; I _{OUT} =0A		2	3.5	mA
I _{L(off1)}	Off State Output Current	V _{IN} =V _{OUT} =0V	0	(#)	50	μA
I _{L(off2)}	Off State Output Current	V _{IN} =0V; V _{OUT} =3.5V	-75		0	μA
I _{L(off3)}	Off State Output Current	V _{IN} =V _{OUT} =0V; V _{CC} =13V; T _j =125°C			5	μA
I _{L(off4)}	Off State Output Current	V _{IN} =V _{OUT} =0V; V _{CC} =13V; T _j =25°C			3	μA

SWITCHING (V_{CC}=13V)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
t _{d(on)}	Turn-on Delay Time	R _L =6.5Ω from V _{IN} rising edge to V _{OUT} =1.3V		40		μs
t _{d(off)}	Turn-off Delay Time	R _L =6.5Ω from V _{IN} falling edge to V _{OUT} =11.7V		30		μs
dV _{OUT} /dt _(on)	Turn-on Voltage Slope	R _L =6.5Ω from V _{OUT} =1.3V to V _{OUT} =10.4V		(#)		V/μs
dV _{OUT} /dt _(off)	Turn-off Voltage Slope	R _L =6.5Ω from V _{OUT} =11.7V to V _{OUT} =1.3V		(#)		V/μs

INPUT PIN

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V _{IL}	Input Low Level			(#)	1.25	V
I _{IL}	Low Level Input Current	V _{IN} =1.25V	1	(#)		μA
V _{IH}	Input High Level		3.25	(#)		V
I _{IH}	High Level Input Current	V _{IN} =3.25V		(#)	10	μA
V _{hyst}	Input Hysteresis Voltage		0.5	(#)		V
V _{ICL}	Input Clamp Voltage	I _{IN} =1mA I _{IN} =-1mA	6	6.8 -0.7	8	V

(#) See relative diagram



VN750 / VN750S / VN750PT / VN750-B5

ELECTRICAL CHARACTERISTICS (continued)

V_{CC} - OUTPUT DIODE

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_F	Forward on Voltage	$-I_{OUT}=1.3A; T_j=150^\circ C$			0.6	V

STATUS PIN

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_{STAT}	Status Low Output Voltage	$I_{STAT}=1.6mA$		(#)	0.5	V
I_{LSTAT}	Status Leakage Current	Normal Operation; $V_{STAT}=5V$		(#)	10	μA
C_{STAT}	Status Pin Input Capacitance	Normal Operation; $V_{STAT}=5V$			100	pF
V_{SCL}	Status Clamp Voltage	$I_{STAT}=1mA$ $I_{STAT}=-1mA$	6	6.8 -0.7	8	V V

PROTECTIONS (See note 1)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
T_{TSD}	Shut-down Temperature		150	175	200	$^\circ C$
T_R	Reset Temperature		135			$^\circ C$
T_{hyst}	Thermal Hysteresis		7	15		$^\circ C$
t_{SDL}	Status delay in overload condition	$T_j > T_{jsh}$			20	μs
I_{lim}	Current limitation	$9V < V_{CC} < 36V$ $5V < V_{CC} < 36V$	6	9	15 15	A A
V_{demag}	Turn-off Output Clamp Voltage	$I_{OUT}=2A; V_{IN}=0V; L=6mH$	$V_{CC}-41$	$V_{CC}-48$	$V_{CC}-55$	V

Note 1: To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device operates under abnormal conditions this software must limit the duration and number of activation cycles.


(#) See relative diagram

ELECTRICAL CHARACTERISTICS (continued)


OPENLOAD DETECTION

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
I_{OL}	Openload ON State Detection Threshold	$V_{IN}=5V$	50	(#)	200	mA
$t_{DOL(on)}$	Openload ON State Detection Delay	$I_{OUT}=0A$			200	μs
V_{OL}	Openload OFF State Voltage Detection Threshold	$V_{IN}=0V$	1.5	(#)	3.5	V
$t_{DOL(off)}$	Openload Detection Delay at Turn Off				1000	μs


OPEN LOAD STATUS TIMING (with external pull-up)



OVERTEMP STATUS TIMING



Switching time Waveforms



TRUTH TABLE

CONDITIONS	INPUT	OUTPUT	STATUS
Normal Operation	L	L	H
	H	H	H
Current Limitation	L	L	H
	H	X	($T_j < T_{TSD}$) H
	H	X	($T_j > T_{TSD}$) L
Overtemperature	L	L	H
	H	L	L
Undervoltage	L	L	X
	H	L	X
Overvoltage	L	L	H
	H	L	H
Output Voltage $> V_{OL}$	L	H	L
	H	H	H
Output Current $< I_{OL}$	L	L	H
	H	H	L

ELECTRICAL TRANSIENT REQUIREMENTS ON V_{CC} PIN


ISO T/R 7637/1 Test Pulse	TEST LEVELS				Delays and Impedance
	I	II	III	IV	
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 Ω
2	+25 V	+50 V	+75 V	+100 V	0.2 ms 10 Ω
3a	-25 V	-50 V	-100 V	-150 V	0.1 μs 50 Ω
3b	+25 V	+50 V	+75 V	+100 V	0.1 μs 50 Ω
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 Ω
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 Ω

ISO T/R 7637/1 Test Pulse	TEST LEVELS RESULTS			
	I	II	III	IV
1	C	C	C	C
2	C	C	C	C
3a	C	C	C	C
3b	C	C	C	C
4	C	C	C	C
5	C	E	E	E


CLASS	CONTENTS
C	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device is not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

VN750 / VN750S / VN750PT / VN750-B5

Figure 1: Waveforms



APPLICATION SCHEMATIC



GND PROTECTION NETWORK AGAINST REVERSE BATTERY

Solution 1: Resistor in the ground line (R_{GND} only). This can be used with any type of load.

The following is an indication on how to dimension the R_{GND} resistor.

- 1) $R_{GND} \leq 600\text{mV} / (I_{S(on)\max})$.
- 2) $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where $-I_{GND}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device's datasheet.

Power Dissipation in R_{GND} (when $V_{CC}<0$: during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)\max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the device ground then the R_{GND} will produce a shift ($I_{S(on)\max} * R_{GND}$) in the input thresholds and the status output values. This shift will vary depending on many devices are ON in the case of several high side drivers sharing the same R_{GND} .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggests to utilize Solution 2 (see below).

Solution 2: A diode (D_{GND}) in the ground line.

A resistor ($R_{GND}=1\text{k}\Omega$) should be inserted in parallel to D_{GND} if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSD. Also in this case, the presence of the ground network will produce a shift ($\approx 600\text{mV}$) in the input threshold and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

Series resistor in INPUT and STATUS lines are also required to prevent that, during battery voltage transient, the current exceeds the Absolute Maximum Rating.

Safest configuration for unused INPUT and STATUS pin is to leave them unconnected.

LOAD DUMP PROTECTION

D_{id} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds V_{CC} max DC rating. The same applies if the device will be subject to transients on the V_{CC} line that are greater than the ones shown in the ISO T/R 7637/1 table.

μC I/Os PROTECTION:

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the μC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of μC and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of μC I/Os.

$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IH\max}$$

Calculation example:

For $V_{CCpeak} = -100\text{V}$ and $I_{latchup} \geq 20\text{mA}$; $V_{OH\mu C} \geq 4.5\text{V}$
 $5\text{k}\Omega \leq R_{prot} \leq 65\text{k}\Omega$.

Recommended R_{prot} value is $10\text{k}\Omega$.

OPEN LOAD DETECTION IN OFF STATE

Off state open load detection requires an external pull-up resistor (R_{PU}) connected between OUTPUT pin and a positive supply voltage (V_{PU}) like the +5V line used to supply the microprocessor.

The external resistor has to be selected according to the following requirements:

- 1) no false open load indication when load is connected: in this case we have to avoid V_{OUT} to be higher than V_{OLmin} ; this results in the following condition


$$V_{OUT} = (V_{PU}/(R_L + R_{PU}))R_L < V_{OLmin}.$$

- 2) no misdetection when load is disconnected: in this case the V_{OUT} has to be higher than V_{OLmax} ; this results in the following condition $R_{PU} < (V_{PU} - V_{OLmax})/I_{L(off2)}$.


Because $I_s(OFF)$ may significantly increase if V_{out} is pulled high (up to several mA), the pull-up resistor R_{PU} should be connected to a supply that is switched OFF when the module is in standby.

The values of V_{OLmin} , V_{OLmax} and $I_{L(off2)}$ are available in the Electrical Characteristics section.


Open Load detection in off state




Off State Output Current




High Level Input Current




Input Clamp Voltage




Status Low Output Voltage



Status Leakage Current




Status Clamp Voltage




VN750 / VN750S / VN750PT / VN750-B5


On State Resistance Vs T_{case}




On State Resistance Vs V_{CC}




Openload On State Detection Threshold




Input High Level




Input Low Level




Input Hysteresis Voltage




Overvoltage Shutdown




Openload Off State Voltage Detection Threshold




Turn-on Voltage Slope



Turn-off Voltage Slope




I_{lim} Vs T_{case}



VN750 / VN750S / VN750PT / VN750-B5

SO-8 Maximum turn off current versus load inductance



A = Single Pulse at $T_{jstart}=150^\circ\text{C}$

B = Repetitive pulse at $T_{jstart}=100^\circ\text{C}$


C = Repetitive Pulse at $T_{jstart}=125^\circ\text{C}$



Conditions:

$V_{CC}=13.5\text{V}$

Values are generated with $R_L=0\Omega$


In case of repetitive pulses, T_{jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C.



PPAK, P²PAK Maximum turn off current versus load inductanceA = Single Pulse at $T_{Jstart}=150^\circ\text{C}$ B = Repetitive pulse at $T_{Jstart}=100^\circ\text{C}$ C = Repetitive Pulse at $T_{Jstart}=125^\circ\text{C}$ Conditions: $V_{CC}=13.5\text{V}$ Values are generated with $R_L=0\Omega$ In case of repetitive pulses, T_{Jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C.

SO-8 THERMAL DATA


SO-8 PC Board



Layout condition of R_{th} and Z_{th} measurements (PCB FR4 area= 58mm x 58mm, PCB thickness=2mm, Cu thickness=35µm, Copper areas: 0.14cm², 0.8cm², 2cm²).

R_{thj_amb} Vs PCB copper area in open box free air condition

R_{thj_amb} (°C/W) SO-8 at 2 pins connected to TAB




P²PAK THERMAL DATA

P²PAK PC Board





Layout condition of R_{th} and Z_{th} measurements (PCB FR4 area= 60mm x 60mm, PCB thickness=2mm, Cu thickness=35μm, Copper areas: 0.97cm², 8cm²).

R_{thj_amb} Vs PCB copper area in open box free air condition



PPAK THERMAL DATA


PBAK PC Board




Layout condition of R_{th} and Z_{th} measurements (PCB FR4 area= 60mm x 60mm, PCB thickness=2mm, Cu thickness=35 μ m, Copper areas: 0.44cm 2 , 8cm 2).

R_{thj_amb} Vs PCB copper area in open box free air condition


R_{thj_amb} ($^{\circ}$ C/W)



SO-8 Thermal Impedance Junction Ambient Single Pulse



Thermal fitting model of a single channel HSD
in SO-8



Pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$


where $\delta = t_p/T$

Thermal Parameter


Area/island (cm²)	0.5	2
R1 (°C/W)	0.05	
R2 (°C/W)	0.8	
R3 (°C/W)	3.5	
R4 (°C/W)	21	
R5 (°C/W)	16	
R6 (°C/W)	58	28
C1 (W.s/°C)	0.006	
C2 (W.s/°C)	2.60E-03	
C3 (W.s/°C)	0.0075	
C4 (W.s/°C)	0.045	
C5 (W.s/°C)	0.35	
C6 (W.s/°C)	1.05	2

VN750 / VN750S / VN750PT / VN750-B5

PPAK Thermal Impedance Junction Ambient Single Pulse



Thermal fitting model of a single channel HSD in PPAK




Pulse calculation formula

$$Z_{\text{TH}\delta} = R_{\text{TH}} \cdot \delta + Z_{\text{THtp}}(1 - \delta)$$


where $\delta = t_p/T$

Thermal Parameter

Area/island (cm^2)	0.5	6
R1 ($^{\circ}\text{C}/\text{W}$)	0.15	
R2 ($^{\circ}\text{C}/\text{W}$)	0.7	
R3 ($^{\circ}\text{C}/\text{W}$)	1.6	
R4 ($^{\circ}\text{C}/\text{W}$)	2	
R5 ($^{\circ}\text{C}/\text{W}$)	15	
R6 ($^{\circ}\text{C}/\text{W}$)	61	24
C1 ($\text{W.s}/^{\circ}\text{C}$)	0.0006	
C2 ($\text{W.s}/^{\circ}\text{C}$)	0.0025	
C3 ($\text{W.s}/^{\circ}\text{C}$)	0.08	
C4 ($\text{W.s}/^{\circ}\text{C}$)	0.3	
C5 ($\text{W.s}/^{\circ}\text{C}$)	0.45	
C6 ($\text{W.s}/^{\circ}\text{C}$)	0.8	5

P²PAK Thermal Impedance Junction Ambient Single Pulse

Thermal fitting model of a single channel HSD in P²PAK



Pulse calculation formula

$$Z_{\text{TH}\delta} = R_{\text{TH}} \cdot \delta + Z_{\text{THtp}}(1 - \delta)$$


where $\delta = t_p/T$

Thermal Parameter

Area/island (cm^2)	0.5	6
R1 ($^{\circ}\text{C}/\text{W}$)	0.15	
R2 ($^{\circ}\text{C}/\text{W}$)	0.7	
R3 ($^{\circ}\text{C}/\text{W}$)	0.7	
R4 ($^{\circ}\text{C}/\text{W}$)	4	
R5 ($^{\circ}\text{C}/\text{W}$)	9	
R6 ($^{\circ}\text{C}/\text{W}$)	37	22
C1 ($\text{W.s}/^{\circ}\text{C}$)	0.0006	
C2 ($\text{W.s}/^{\circ}\text{C}$)	0.0025	
C3 ($\text{W.s}/^{\circ}\text{C}$)	0.055	
C4 ($\text{W.s}/^{\circ}\text{C}$)	0.4	
C5 ($\text{W.s}/^{\circ}\text{C}$)	2	
C6 ($\text{W.s}/^{\circ}\text{C}$)	3	5


SO-8 MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.75			0.068
a1	0.1		0.25	0.003		0.009
a2			1.65			0.064
a3	0.65		0.85	0.025		0.033
b	0.35		0.48	0.013		0.018
b1	0.19		0.25	0.007		0.010
C	0.25		0.5	0.010		0.019
c1		45 (typ.)				
D	4.8		5	0.188		0.196
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		3.81			0.150	
F	3.8		4	0.14		0.157
L	0.4		1.27	0.015		0.050
M			0.6			0.023
S		8 (max.)				
L1	0.8		1.2	0.031		0.047




PENTAWATT (VERTICAL) MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			4.8			0.189
C			1.37			0.054
D	2.4		2.8	0.094		0.110
D1	1.2		1.35	0.047		0.053
E	0.35		0.55	0.014		0.022
F	0.8		1.05	0.031		0.041
F1	1		1.4	0.039		0.055
G	3.2	3.4	3.6	0.126	0.134	0.142
G1	6.6	6.8	7	0.260	0.268	0.276
H2			10.4			0.409
H3	10.05		10.4	0.396		0.409
L		17.85			0.703	
L1		15.75			0.620	
L2		21.4			0.843	
L3		22.5			0.886	
L5	2.6		3	0.102		0.118
L6	15.1		15.8	0.594		0.622
L7	6		6.6	0.236		0.260
M		4.5			0.177	
M1		4			0.157	
Diam.	3.65		3.85	0.144		0.152




P²PAK MECHANICAL DATA

DIM.	mm.		
	MIN.	TYP	MAX.
A	4.30		4.80
A1	2.40		2.80
A2	0.03		0.23
b	0.80		1.05
c	0.45		0.60
c2	1.17		1.37
D	8.95		9.35
D2		8.00	
E	10.00		10.40
E1		8.50	
e	3.20		3.60
e1	6.60		7.00
L	13.70		14.50
L2	1.25		1.40
L3	0.90		1.70
L5	1.55		2.40
R		0.40	
V2	0°		8°
Package Weight	1.40 Gr (typ)		




PPAK MECHANICAL DATA

DIM.	MIN.	TYP	MAX.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
B	0.40		0.60
B2	5.20		5.40
C	0.45		0.60
C2	0.48		0.60
D1		5.1	
D	6.00		6.20
E	6.40		6.60
E1		4.7	
e		1.27	
G	4.90		5.25
G1	2.38		2.70
H	9.35		10.10
L2		0.8	1.00
L4	0.60		1.00
R		0.2	
V2	0°		8°
Package Weight	Gr. 0.3		



VN750 / VN750S / VN750PT / VN750-B5


SO-8 TUBE SHIPMENT (no suffix)



Base Q.ty	100
Bulk Q.ty	2000
Tube length (± 0.5)	532
A	3.2
B	6
C (± 0.1)	0.6

All dimensions are in mm.

TAPE AND REEL SHIPMENT (suffix "13TR")



REEL DIMENSIONS

Base Q.ty	2500
Bulk Q.ty	2500
A (max)	330
B (min)	1.5
C (± 0.2)	13
F	20.2
G ($+ 2 / -0$)	12.4
N (min)	60
T (max)	18.4




All dimensions are in mm.

TAPE DIMENSIONS


According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb 1986

Tape width	W	12
Tape Hole Spacing	P0 (± 0.1)	4
Component Spacing	P	8
Hole Diameter	D ($\pm 0.1/-0$)	1.5
Hole Diameter	D1 (min)	1.5
Hole Position	F (± 0.05)	5.5
Compartment Depth	K (max)	4.5
Hole Spacing	P1 (± 0.1)	2

All dimensions are in mm.



PENTAWATT TUBE SHIPMENT (no suffix)




Base Q.ty	50
Bulk Q.ty	1000
Tube length (± 0.5)	532
A	18
B	33.1
C (± 0.1)	1

All dimensions are in mm.

VN750 / VN750S / VN750PT / VN750-B5


P²PAK TUBE SHIPMENT (no suffix)



Base Q.ty	50
Bulk Q.ty	1000
Tube length (± 0.5)	532
A	18
B	33.1
C (± 0.1)	1

All dimensions are in mm.

TAPE AND REEL SHIPMENT (suffix "13TR")



REEL DIMENSIONS

Base Q.ty	1000
Bulk Q.ty	1000
A (max)	330
B (min)	1.5
C (± 0.2)	13
F	20.2
G (+ 2 / -0)	24.4
N (min)	60
T (max)	30.4



All dimensions are in mm.

TAPE DIMENSIONS

According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb 1986


Tape width	W	24
Tape Hole Spacing	P0 (± 0.1)	4
Component Spacing	P	16
Hole Diameter	D ($\pm 0.1/-0$)	1.5
Hole Diameter	D1 (min)	1.5
Hole Position	F (± 0.05)	11.5
Compartment Depth	K (max)	6.5
Hole Spacing	P1 (± 0.1)	2

All dimensions are in mm.




VN750 / VN750S / VN750PT / VN750-B5

PPAK SUGGESTED PAD LAYOUT




PPAK TUBE SHIPMENT (no suffix)



Base Q.ty	75
Bulk Q.ty	3000
Tube length (± 0.5)	532
A	6
B	21.3
C (± 0.1)	0.6

All dimensions are in mm.

TAPE AND REEL SHIPMENT (suffix "13TR")



REEL DIMENSIONS

Base Q.ty	2500
Bulk Q.ty	2500
A (max)	330
B (min)	1.5
C (± 0.2)	13
F	20.2
G (+ 2 / -0)	16.4
N (min)	60
T (max)	22.4



All dimensions are in mm.

TAPE DIMENSIONS

According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb 1986

Tape width	W	16
Tape Hole Spacing	P0 (± 0.1)	4
Component Spacing	P	8
Hole Diameter	D ($\pm 0.1/-0$)	1.5
Hole Diameter	D1 (min)	1.5
Hole Position	F (± 0.05)	7.5
Compartment Depth	K (max)	2.75
Hole Spacing	P1 (± 0.1)	2

All dimensions are in mm.



VN750 / VN750S / VN750PT / VN750-B5

REVISION HISTORY

Date	Revision	Description of Changes
May 2004	1	<ul style="list-style-type: none">- Current and voltage convention update (page 2).- "Configuration diagram (top view) & suggested connections for unused and n.c. pins" insertion (page 2).- 6cm² Cu condition insertion in Thermal Data table (page 3).- V_{CC} - OUTPUT DIODE section update (page 4).- Revision History table insertion (page 30).- Disclaimers update (page 31).

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2004 STMicroelectronics - Printed in ITALY- All Rights Reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States
<http://www.st.com>