VIPER28



Off-line high voltage converters

Datasheet – production data

Features

- 800 V avalanche rugged power section
- PWM operation with adjustable limiting current
- 30 mW stand-by power at 265 Vac
- Operating frequency:
 - 60 kHz for L type
 - 115 kHz for H type
- Frequency jittering for low EMC
- Output overvoltage protection
- High primary current protection (2nd OCP)
- Extra power timer for peak current management
- On-board soft-start
- Safe auto-restart after a fault condition
- Hysteretic thermal shutdown

Application

- Auxiliary power supply for consumer and home equipment
- ATX auxiliary power supply
- Low / medium power AC-DC adapters
- SMPS for set-top boxes, DVD players and recorders, white goods



Description

The device is an off-line converter with an 800 V rugged power section, a PWM control, two levels of over-current protection, over-voltage and overload protections, hysteretic thermal protection, soft-start and safe auto-restart after any fault condition removal. Burst mode operation and device very low consumption help to meet the standby energy saving regulations. Advance frequency jittering reduces EMI filter cost. The extra power timer allows the management of output peak power for a designed time window.

The high voltage start-up circuit is embedded in the device.

Figure 1. Typical application



Table 1. Device summary

Order codes	Package	Packaging
VIPER28LN / VIPER28HN	DIP-7	
VIPER28LE / VIPER28HE	SDIP10	Tube
VIPER28HD / VIPER28LD	SO16 narrow	
VIPER28HDTR / VIPER28LDTR	Soronanow	Tape and reel

Doc ID 15028 Rev 5

This is information on a product in full production.

Contents

1	Bloc	k diagram
2	Туріс	al power
3	Pin s	ettings
4	Elect	rical data
	4.1	Maximum ratings
	4.2	Thermal data
	4.3	Electrical characteristics 6
5	Туріс	cal electrical characteristics
6	Туріс	cal circuit
7	Oper	ation descriptions
	7.1	Power section and gate driver 14
	7.2	High voltage startup generator 14
	7.3	Power-up and soft-start up 15
	7.4	Power down operation 17
	7.5	Auto restart operation 17
	7.6	Oscillator
	7.7	Current mode conversion with adjustable current limit set point 18
	7.8	Overvoltage protection (OVP) 18
	7.9	About CONT pin
	7.10	Feed-back and overload protection (OLP) 20
	7.11	Burst-mode operation at no load or very light load 23
	7.12	Extra power management function (EPT) 24
	7.13	2nd level overcurrent protection and hiccup mode 25
8	Pack	age mechanical data 26
9	Revis	sion history



1 Block diagram

Figure 2. Block diagram



2 Typical power

Table 2.Typical power

Part number	230 V _{AC}		85-265 V _{AC}		
	Adapter ⁽¹⁾	Open frame ⁽²⁾	Adapter ⁽¹⁾	Open frame ⁽²⁾	
VIPER28	18 W	20 W	10 W	12 W	

1. Typical continuous power in non ventilated enclosed adapter measured at 50 °C ambient.

2. Maximum practical continuous power in an open frame design at 50 °C ambient, with adequate heat sinking.



3 Pin settings



Figure 3. Connection diagram (top view)

Note: The copper area for heat dissipation has to be designed under the DRAIN pins.

	Pin n.	descrip		
SDIP10	DIP-7	SO16N	Name	Function
1	1	12	GND	This pin represents the device ground and the source of the power section.
-	-	4	N.A.	Function: Not available for user. It can be connected to GND (pins 1-2) or left not connected.
2	2	5	VDD	Supply voltage of the control section. This pin also provides the charging current of the external capacitor during start-up time.
3	3	6	CONT	 Control pin. The following functions can be selected: 1. current limit set point adjustment. The internal set default value of the cycle- by-cycle current limit can be reduced by connecting to ground an external resistor. 2. output voltage monitoring. A voltage exceeding V_{OVP} threshold (see <i>Table 8</i> <i>on page 7</i>) shuts the IC down reducing the device consumption. This function is strobed and digitally filtered for high noise immunity.
4	4	7	FB	Control input for duty cycle control. Internal current generator provides bias current for loop regulation. A voltage below the threshold V_{FBbm} activates the burst-mode operation. A level close to the threshold V_{FBlin} means that we are approaching the cycle-by-cycle over-current set point.
5	5	8	EPT	This pin allows the connection of an external capacitor for the extra power management. If the function is not used, the pin has to be connected to GND.
610	7,8	1316	DRAIN	High voltage drain pin. The built-in high voltage switched start-up bias current is drawn from this pin too. Pins connected to the metal frame to facilitate heat dissipation.

Table 3.Pin description



4 Electrical data

4.1 Maximum ratings

Table 4.	Absolute	maximum	ratings
			·

Symbol	Parameter	v	Unit		
Symbol	Parameter	Min	Мах	Unit	
V _{DRAIN}	Drain-to-source (ground) voltage		800	V	
E _{AV}	Repetitive avalanche energy (limited by $T_J = 150 \ ^{\circ}C$)		3.5	mJ	
I _{AR}	Repetitive avalanche current (limited by $T_J = 150 \text{ °C}$)		1	А	
I _{DRAIN}	Pulse drain current (limited by $T_J = 150^{\circ}C$)		3	А	
V _{CONT}	Control input pin voltage	-0.3	6	V	
V _{FB}	Feed-back voltage	-0.3	5.5	V	
V _{EPT}	EPT input pin voltage	-0.3	5	V	
V _{DD}	Supply voltage (I _{DD} = 25 mA)	-0.3	Self limited	V	
I _{DD}	Input current		25	mA	
P	Power dissipation at $T_A < 40 \text{ °C}$ (DIP-7)		1	w	
P _{TOT}	Power dissipation at $T_A < 60 \text{ °C}$ (SO16N, SDIP-10)		1.5	vv	
TJ	Operating junction temperature range	-40	150	°C	
T _{STG}	Storage temperature	-55	150	°C	

4.2 Thermal data

	.
Table 5.	Thermal data

Symbol	Parameter	I	Unit		
Symbol	Falameter	SO16N	DIP7	SDIP10	Omt
R _{thJP}	Thermal resistance junction pin (Dissipated power = 1 W)	25	35	35	° C/W
R _{thJA}	Thermal resistance junction ambient (Dissipated power = 1 W)	60	100	80	° C/W
R _{thJA}	Thermal resistance junction ambient ⁽¹⁾ (Dissipated power = 1 W)	50	80	65	° C/W

1. When mounted on a standard single side FR4 board with 100 mm^2 (0.155 sq in) of Cu (35 μm thick)



4.3 Electrical characteristics

(T_J = -25 to 125 °C, V_{DD} = 14 V $^{(a)};$ unless otherwise specified)

	I OWEL SCOUOL					
Symbol	Parameter	Test condition	Min	Тур	Max	Unit
V_{BVDSS}	Break-down voltage	I_{DRAIN} = 1 mA, V_{FB} = GND, T_{J} = 25 °C	800			V
I _{OFF}	OFF state drain current	V_{DRAIN} = max rating, V_{FB} = GND, T_{J} = 25°C			60	μA
D	Drain-source on state	$I_{DRAIN} = 0.4 \text{ A}, V_{FB} = 3 \text{ V}, V_{EPT} = \text{GND}, T_{J} = 25 \text{ °C}$			7	Ω
nDS(on)	I _{OFF} OFF state drain current BDS(on) Drain-source on state resistance Constant Effective (energy related)	$I_{DRAIN} = 0.4 \text{ A}, V_{FB} = 3 \text{ V}, V_{EPT} = \text{GND}, T_{J} = 125 ^{\circ}\text{C}$			14	Ω
C _{OSS}	Effective (energy related) output capacitance	$V_{\text{DRAIN}} = 0$ to 640 V, $T_{\text{J}} = 25^{\circ}\text{C}$		40		pF

Table 6.Power section

Table 7.Supply section

Symbol	Parameter	Test condition	Min	Тур	Max	Unit
Voltage			4	I		1
V _{DRAIN_START}	Drain-source start voltage		60	80	100	V
1	Start up charging current	$V_{DRAIN} = 120 V, V_{EPT} = GND, V_{FB} = GND, V_{DD} = 4 V$	-2	-3	-4	mA
I _{DDch}		V_{DRAIN} = 120 V, V_{EPT} = GND, V_{FB} = GND, V_{DD} = 4 V after fault	-0.4	-0.6	-0.8	mA
V_{DD}	Operating voltage range	After turn-on	8.5		23.5	V
V _{DDclamp}	V _{DD} clamp voltage	I _{DD} = 20 mA	23.5			V
V _{DDon}	V _{DD} start up threshold		13	14	15	V
V _{DDoff}	V _{DD} under voltage shutdown threshold	$V_{\text{DRAIN}} = 120 \text{ V}, \text{ V}_{\text{EPT}} = \text{GND},$ $V_{\text{FB}} = \text{GND}$	7.5	8	8.5	V
V _{DD(RESTART)}	V _{DD} restart voltage threshold	V_{DRAIN} = 120 V, V_{EPT} = GND, V_{FB} = GND	4	4.5	5	V
Current						I.
I _{DD0}	Operating supply current, not switching	$V_{FB} = GND$, $F_{SW} = 0 \text{ kHz}$ $V_{EPT} = GND$, $V_{DD} = 10 \text{ V}$			0.9	mA
1	Operating supply current,	V_{DRAIN} = 120 V, F_{SW} = 60 kHz			2.5	mA
I _{DD1}	switching	V_{DRAIN} = 120 V,F _{SW} = 115 kHz			3.5	mA
I _{DD_FAULT}	Operating supply current, with protection tripping	V _{DD} = 10 V			400	uA
I _{DD_OFF}	Operating supply current with $V_{DD} < V_{DD_OFF}$	V _{DD} = 7 V			270	uA

a. Adjust V_{DD} above V_{DDon} start-up threshold before setting to 14 V



Symbol	Parameter	Test condition	Min	Тур	Max	Unit
Feed-back p	in					
V _{FBolp}	Over-load shut down threshold		4.5	4.8	5.2	V
V _{FBlin}	Linear dynamics upper limit		3.2	3.5	3.7	V
V _{FBbm}	Burst mode threshold	Voltage falling		0.6		V
V _{FBbmhys}	Burst mode hysteresis	Voltage rising		100		mV
1	Feed-back sourced current	V _{FB} = 0.3 V	-150	-200	-280	uA
I _{FB}	Feed-back sourced current	3.3 V < V _{FB} < 4.8 V		-3		uA
R _{FB(DYN)}	Dynamic resistance	V _{FB} < 3.3 V	14		20	kΩ
H _{FB}	$\Delta V_{FB} / \Delta I_D$		2		6	V/A
CONT pin						<u> </u>
V _{CONT_I}	Low level clamp voltage	I _{CONT} = -100 μA		0.5		V
V _{CONT_h}	High level clamp voltage	I _{CONT} = 1mA	5	5.5	6	V
Current limit	ation		+			<u> </u>
I _{Dlim}	Max drain current limitation	V _{FB} = 4 V, I _{CONT} = -10 μA T _J = 25 °C	0.75	0.80	0.85	Α
t _{SS}	Soft-start time			8.5		ms
T _{ON_MIN}	Minimum turn ON time		220	400	480	ns
td	Propagation delay			100		ns
t _{LEB}	Leading edge blanking			300		ns
I _{D_BM}	Peak drain current during burst mode	V _{FB} = 0.6 V		160		mA
Oscillator se	ction					<u> </u>
	VIPER28L	V _{DD} = operating voltage	54	60	66	kHz
F _{OSC}	VIPER28H	range, $V_{FB} = 1 V$	103	115	127	kHz
		VIPER28L		±4		kHz
FD	Modulation depth	VIPER28H		±8		kHz
FM	Modulation frequency			250		Hz
D _{MAX}	Maximum duty cycle		70		80	%

Table 8. Controller section



Table o.	Controller Section (continued)					
Symbol	Parameter	Test condition	Min	Тур	Max	Unit
Over-curren	t protection (2 nd OCP)					
I _{DMAX}	Second over-current threshold			1.2		А
Over-voltage	e protection					
V _{OVP}	Over-voltage protection threshold		2.7	3	3.3	V
T _{STROBE}	Over-voltage protection strobe time			2.2		us
Extra power	management					
I _{DLIM_EPT}	Drain current limit with EPT function	I _{CONT} < -10 μA T _J = 25 °C		85% IDlim		А
V _{EPT(STOP)}	EPT shut down threshold			4		V
V _{EPT(RESTART)}	EPT restart threshold	I _{CONT} < -10 μΑ		0.6		V
I _{EPT}	Sourced EPT current			5		μA
Thermal shu	Itdown		_			
T _{SD}	Thermal shutdown temperature		150	160		°C
T _{HYST}	Thermal shutdown hysteresis			30		°C

Table 8. Controller section (continued)







Figure 4. Minimum turn-on time test circuit





Note: Adjust V_{DD} above V_{DDon} start-up threshold before setting to 14 V



5 Typical electrical characteristics













Figure 11. Operating supply current (switching) vs T_J







Figure 12. Current limit vs R_{LIM}











Figure 15. Thermal shutdown



6 Typical circuit





Figure 17. Full-feature flyback application





7 Operation descriptions

The device is a high-performance low-voltage PWM controller chip with an 800 V, avalanche rugged Power section.

The controller includes: the oscillator with jittering feature, the start up circuits with soft-start feature, the PWM logic, the current limit circuit with adjustable set point, the second overcurrent circuit, the burst mode management, the brown-out circuit, the UVLO circuit, the auto-restart circuit and the thermal protection circuit.

The current limit set-point is set by the CONT pin. The burst mode operation guaranties high performance in the stand-by mode and helps in the energy saving norm accomplishment.

All the fault protections are built in auto restart mode with very low repetition rate to prevent IC's over heating.

7.1 Power section and gate driver

The power section is implemented with an avalanche ruggedness N-channel MOSFET, which guarantees safe operation within the specified energy rating as well as high dv/dt capability. The power section has a B_{VDSS} of 800 V min. and a typical $R_{DS(on)}$ of 7 Ω at 25 $^\circ$ C.

The integrated SenseFET structure allows a virtually loss-less current sensing.

The gate driver is designed to supply a controlled gate current during both turn-on and turnoff in order to minimize common mode EMI. Under UVLO conditions an internal pull-down circuit holds the gate low in order to ensure that the power section cannot be turned on accidentally.

7.2 High voltage startup generator

The HV current generator is supplied through the DRAIN pin and it is enabled only if the input bulk capacitor voltage is higher than V_{DRAIN_START} threshold, 80 V_{DC} typically. When the HV current generator is ON, the I_{DDch} current (3 mA typical value) is delivered to the capacitor on the V_{DD} pin. In case of auto restart mode after a fault event, the I_{DDch} current is reduced to 0.6 mA, in order to have a slow duty cycle during the restart phase.



5

7.3 Power-up and soft-start up

If the input voltage rises up till the device start threshold, V_{DRAIN_START} , the V_{DD} voltage begins to grow due to the I_{DDch} current (see *Table 7 on page 6*) coming from the internal high voltage start up circuit. If the V_{DD} voltage reaches V_{DDon} threshold (see *Table 7 on page 6*) the power MOSFET starts switching and the HV current generator is turned OFF. See *Figure 18 on page 15*.

The IC is powered by the energy stored in the capacitor on the VDD pin, C_{VDD} , until when the self-supply circuit (typically an auxiliary winding of the transformer and a steering diode) develops a voltage high enough to sustain the operation.

 C_{VDD} capacitor must be sized enough to avoid fast discharge and keep the needed voltage value higher than V_{DDoff} threshold. In fact, a too low capacitance value could terminate the switching operation before the controller receives any energy from the auxiliary winding.

The following formula can be used for the V_{DD} capacitor calculation:

Equation 1

$$C_{VDD} = \frac{I_{DDch} \times t_{SSaux}}{V_{DDon} - V_{DDoff}}$$

The t_{SSaux} is the time needed for the steady state of the auxiliary voltage. This time is estimated by applicator according to the output stage configurations (transformer, output capacitances, etc.).

During the converter start up time, the drain current limitation is progressively increased to the maximum value. In this way the stress on the secondary diode is considerably reduced. It also helps to prevent transformer saturation. The soft-start time lasts 8.5 ms and the feature is implemented for every attempt of start up converter or after a fault.



Figure 18. I_{DD} current during start-up and burst mode





Figure 19. Timing diagram: normal power-up and power-down sequences

Figure 20. Soft-start: timing diagram





7.4 Power down operation

At converter power down, the system loses regulation as soon as the input voltage is so low that the peak current limitation is reached. The V_{DD} voltage drops and when it falls below the V_{DDoff} threshold (see *Table 7 on page 6*) the power MOSFET is switched OFF, the energy transfers to the IC interrupted and consequently the V_{DD} voltages decreases, *Figure 19 on page 16*. Later, if the V_{IN} is lower than V_{DRAIN_START} (see *Table 7 on page 6*), the start up sequence is inhibited and the power down completed. This feature is useful to prevent converter's restart attempts and ensures monotonic output voltage decay during the system power down.

7.5 Auto restart operation

If after a converter power down, the V_{IN} is higher than V_{DRAIN_START}, the start up sequence is not inhibited and will be activated only when the V_{DD} voltage drops down the V_{DD(RESTART}) threshold (see *Table 7 on page 6*). This means that the HV start up current generator restarts the V_{DD} capacitor charging only when the V_{DD} voltage drops below V_{DD(RESTART}). The scenario above described is for instance a power down because of a fault condition. After a fault condition, the charging current, I_{DDch}, is 0.6 mA (typ.) instead of the 3 mA (typ.) of a normal start up converter phase. This feature together with the low V_{DD(RESTART}) threshold ensures that, after a fault, the restart attempts of the IC has a very long repetition rate and the converter works safely with extremely low power throughput. The *Figure 21* shows the IC behavioral after a short-circuit event.





7.6 Oscillator

The switching frequency is internally fixed to 60 kHz or 115 kHz. In both case the switching frequency is modulated by approximately ± 4 kHz (60 kHz version) or ± 8 kHz (115 kHz version) at 250 Hz (typical) rate, so that the resulting spread-spectrum action distributes the energy of each harmonic of the switching frequency over a number of sideband harmonics having the same energy on the whole but smaller amplitudes.

Doc ID 15028 Rev 5



7.7 Current mode conversion with adjustable current limit set point

The device is a current mode converter: the drain current is sensed and converted in voltage that is applied to the non inverting pin of the PWM comparator. This voltage is compared with the one on the feed-back pin through a voltage divider on cycle by cycle basis.

The device has a default current limit value, I_{Dlim} , that the designer can adjust according the electrical specification, by the R_{LIM} resistor connected to the CONT, see *Figure 12 on page 11*.

The CONT pin has a minimum current sunk needed to activate the I_{Dlim} adjustment: without R_{LIM} or with high R_{LIM} (i.e. 100 k Ω) the current limit is fixed to the default value (see I_{Dlim} , *Table 8 on page 7*).

7.8 Overvoltage protection (OVP)

The device has integrated the logic for the monitor of the output voltage using as input signal the voltage V_{CONT} during the OFF time of the power MOSFET. This is the time when the voltage from the auxiliary winding tracks the output voltage, through the turn ratio $\frac{N_{AUX}}{N_{SEC}}$

The CONT pin has to be connected to the auxiliary winding through the diode D_{OVP} and the resistors R_{OVP} and R_{LIM} as shows the *Figure 23 on page 20* When, during the OFF time, the voltage V_{CONT} exceeds, four consecutive times, the reference voltage V_{OVP} (see *Table 8 on page 7*) the overvoltage protection will stop the power MOSFET and the converter enters the auto-restart mode.

In order to bypass the noise immediately after the turn off of the power MOSFET, the voltage V_{CONT} is sampled inside a short window after the time T_{STROBE} , see *Table 8 on page 7* and the *Figure 22 on page 19*. The sampled signal, if higher than V_{OVP} trigger the internal OVP digital signal and increments the internal counter. The same counter is reset every time the signal OVP is not triggered in one oscillator cycle.

Referring to the *Figure 23*, the resistors divider ratio k_{OVP} will be given by:

Equation 2

$$k_{OVP} = \frac{V_{OVP}}{\frac{N_{AUX}}{N_{SEC}} \cdot (V_{OUTOVP} + V_{DSEC}) - V_{DAUX}}$$

Equation 3

$$k_{OVP} = \frac{R_{LIM}}{R_{LIM} + R_{OVP}}$$

Doc ID 15028 Rev 5



Where:

- V_{OVP} is the OVP threshold (see *Table 8 on page 8*)
- V_{OUT OVP} is the converter output voltage value to activate the OVP set by designer
- N_{AUX} is the auxiliary winding turns
- N_{SEC} is the secondary winding turns
- V_{DSEC} is the secondary diode forward voltage
- V_{DAUX} is the auxiliary diode forward voltage
- R_{OVP} together R_{LIM} make the output voltage divider

Than, fixed R_{LIM} , according to the desired I_{Dlim} , the R_{OVP} can be calculating by:

Equation 4

$$R_{OVP} = R_{LIM} \times \frac{1 - k_{OVP}}{k_{OVP}}$$

The resistor values will be such that the current sourced and sunk by the CONT pin be within the rated capability of the internal clamp.

Figure 22. OVP timing diagram





7.9 About CONT pin

Referring to the *Figure 23*, through the CONT pin, the below features can be implemented:

- 1. Current limit set point
- 2. Overvoltage protection on the converter output voltage

The *Table 9 on page 20* referring to the *Figure 23*, lists the external components needed to activate one or plus of the CONT pin functions.





Table 9.CONT pin configurations

Function / component	R _{LIM} ⁽¹⁾	R _{OVP}	D _{AUX}
I _{Dlim} reduction	See Figure 12	No	No
OVP	≥ 80 k Ω	See Equation 4	Yes
I _{Dlim} reduction + OVP	See Figure 12	See Equation 4	Yes

1. R_{LIM} has to be fixed before of R_{OVP}

7.10 Feed-back and overload protection (OLP)

The device is a current mode converter: the feedback pin controls the PWM operation, controls the burst mode and actives the overload protection. *Figure 24 on page 22* and *Figure 25* show the internal current mode structure.

With the feedback pin voltage between V_{FBbm} and V_{FBlin} , (see *Table 8 on page 7*) the drain current is sensed and converted in voltage that is applied to the non inverting pin of the PWM comparator. See *Figure 2 on page 3*.

This voltage is compared with the one on the feedback pin through a voltage divider on cycle by cycle basis. When these two voltages are equal, the PWM logic orders the switch off of the power MOSFET. The drain current is always limited to I_{Dlim} value.

In case of overload the feedback pin increases in reaction to this event and when it goes higher than V_{FBlin} , the PWM comparator is disabled and the drain current is limited to I_{Dlim} by the OCP comparator, see *Figure 2 on page 3*.

Doc ID 15028 Rev 5



When the feedback pin voltage reaches the threshold V_{FBlin} an internal current generator starts to charge the feedback capacitor (C_{FB}) and when the feedback voltage reaches the V_{FBolp} threshold, the converter is turned off and the start up phase is activated with reduced value of I_{DDch} to 0.6 mA, see *Table 7 on page 6*.

During the first start up phase of the converter, after the soft-start up time, t_{SS} , the output voltage could force the feedback pin voltage to rise up to the V_{FBolp} threshold that switches off the converter itself.

To avoid this event, the appropriate feedback network has to be selected according to the output load. More the network feedback fixes the compensation loop stability. The *Figure 24* on page 22 and *Figure 25* show the two different feedback networks.

The time from the overload detection ($V_{FB} = V_{FBlin}$) to the device shutdown ($V_{FB} = V_{FBolp}$) can be set by C_{FB} value (see *Figure 24 on page 22* and *Figure 25*), using the formula:

Equation 5

$$T_{OLP-delay} = C_{FB} \times \frac{V_{FBolp} - V_{FBlin}}{3\mu A}$$

In the *Figure 24*, the capacitor connected to FB pin (C_{FB}) is part of the compensation circuit as well as it needs to activate the overload protection (see equation 5).

After the start up time, t_{SS} , during which the feedback voltage is fixed at V_{FBlin} , the output capacitor could not be at its nominal value and the controller interprets this situation as an overload condition. In this case, the OLP delay helps to avoid an incorrect device shut down during the start up phase.

Owing to the above considerations, the OLP delay time must be long enough to by-pass the initial output voltage transient and check the overload condition only when the output voltage is in steady state. The output transient time depends from the value of the output capacitor and from the load.

When the value of the C_{FB} capacitor calculated for the loop stability is too low and cannot ensure enough OLP delay, an alternative compensation network can be used and it is showed in *Figure 25 on page 22*.

Using this alternative compensation network, two poles (f_{PFB} , f_{PFB1}) and one zero (f_{ZFB}) are introduced by the capacitors C_{FB} and C_{FB1} and the resistor R_{FB1} .

The capacitor C_{FB} introduces a pole (f_{PFB}) at higher frequency than f_{ZB} and f_{PFB1} . This pole is usually used to compensate the high frequency zero due to the ESR (equivalent series resistor) of the output capacitance of the fly-back converter.

The mathematical expressions of these poles and zero frequency, considering the scheme in *Figure 25* are reported by the equations below:

Equation 6

$$f_{ZFB} = \frac{1}{2 \cdot \pi \cdot C_{FB1} \cdot R_{FB1}}$$



Equation 7

$$f_{\mathsf{PFB}} = \frac{\mathsf{R}_{\mathsf{FB}(\mathsf{DYN})} + \mathsf{R}_{\mathsf{FB}1}}{2 \cdot \pi \cdot \mathsf{C}_{\mathsf{FB}} \cdot (\mathsf{R}_{\mathsf{FB}(\mathsf{DYN})} \cdot \mathsf{R}_{\mathsf{FB}1})}$$

Equation 8

$$f_{\mathsf{PFB}} = \frac{1}{2 \cdot \pi \cdot C_{\mathsf{FB1}} \cdot (\mathsf{R}_{\mathsf{FB1}} \cdot \mathsf{R}_{\mathsf{FB}(\mathsf{DYN})})}$$

The $R_{FB(DYN)}$ is the dynamic resistance seen by the FB pin.

The C_{FB1} capacitor fixes the OLP delay and usually C_{FB1} results much higher than C_{FB}. The *Equation 5* can be still used to calculate the OLP delay time but C_{FB1} has to be considered instead of C_{FB}. Using the alternative compensation network, the designer can satisfy, in all case, the loop stability and the enough OLP delay time alike.

Figure 24. FB pin configuration (option 1)



Figure 25. FB pin configuration (option 2)





7.11 Burst-mode operation at no load or very light load

When the load decrease the feedback loop reacts lowering the feedback pin voltage. If it falls down the burst mode threshold, V_{FBbm} , the power MOSFET is not more allowed to be switched on. After the MOSFET stops, as a result of the feedback reaction to the energy delivery stop, the feedback pin voltage increases and exceeding the level, $V_{FBbm} + V_{FBbmhys}$, the power MOSFET starts switching again. The burst mode thresholds are reported on *Table 8* and *Figure 26* shows this behavior. Systems alternates period of time where power MOSFET is not switching; this device working mode is the burst mode. The power delivered to output during switching periods exceeds the load power demands; the excess of power is balanced from not switching period where no power is processed. The advantage of burst mode operation is an average switching frequency much lower then the normal operation working frequency, up to some hundred of hertz, minimizing all frequency related losses. During the burst-mode the drain current peak is clamped to the level, I_D_{BM} , reported on *Table 8*.







7.12 Extra power management function (EPT)

Some applications need an extra power for a limited time window during which the converter regulation has to be guaranteed. The extra power management function allows to design a converter that can satisfy this request and is provided by the EPT pin, see *Table 8 on page 8*.

This function requires the use of a capacitor on EPT pin (C_{EPT}) that is charged or discharged by means of a 5 µA current cycle by cycle. When the drain current raises over 85% of Idlim value, see I_{DLIM_EPT} (*Table 8 on page 7*), the current generator charges C_{EPT} while when the drain current is below I_{DLIM_EPT} discharges the capacitor. If C_{EPT} 's voltage reaches the V_{EPT} threshold (typical, 4 V), the converter is shut down.

After the converter shut down, the V_{DD} voltage will drop below the V_{DD(ON)} start up threshold (typ. 14.5 V) and according to the auto restart operation (see *Section 7.5 on page 17*) the VDD pin voltage have to fall below the V_{DD(RESTART)} threshold (typical, 4.5 V) in order to charge again the V_{DD} capacitor. Moreover the PWM operation is enabled again only when the voltage on EPT pin, drop below the V_{EPT(RESTART)} (typical, 0.6 V). The low C_{EPT} discharge current in combination with its low restart threshold, ensures safe operations and avoids overheating in case of repeated overload events. The value of C_{EPT} has to be selected in order to prevent the device overheating. The EPT pin can be connected to GND if the function is not used.



7.13 2nd level overcurrent protection and hiccup mode

The device is protected against short-circuit of the secondary rectifier, short-circuit on the secondary winding or a hard-saturation of fly-back transformer. Such as anomalous condition is invoked when the drain current exceed the threshold I_{DMAX} , see *Table 8 on page 7*.

To distinguish a real malfunction from a disturbance (e.g. induced during ESD tests) a "warning state" is entered after the first signal trip. If in the subsequent switching cycle the signal is not tripped, a temporary disturbance is assumed and the protection logic will be reset in its idle state; otherwise if the I_{DMAX} threshold is exceeded for two consecutive switching cycles a real malfunction is assumed and the power MOSFET is turned OFF.

The shutdown condition is latched as long as the device is supplied. While it is disabled, no energy is transferred from the auxiliary winding; hence the voltage on the V_{DD} capacitor decays till the V_{DD} under voltage threshold (V_{DDoff}), which clears the latch.

The start up HV current generator is still off, until V_{DD} voltage goes below its restart voltage, $V_{DD(RESTART)}$. After this condition the V_{DD} capacitor is charged again by 600 µA current, and the converter switching restarts if the V_{DDon} occurs. If the fault condition is not removed the device enters in auto-restart mode. This behavioral results in a low-frequency intermittent operation (Hiccup-mode operation), with very low stress on the power circuit. See the timing diagram of *Figure 27*.



Figure 27. Hiccup-mode OCP: timing diagram



8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Dim.	mm			
	Тур	Min	Мах	
A			5,33	
A1		0,38		
A2	3,30	2,92	4,95	
b	0,46	0,36	0,56	
b2	1,52	1,14	1,78	
с	0,25	0,20	0,36	
D	9,27	9,02	10,16	
E	7,87	7,62	8,26	
E1	6,35	6,10	7,11	
е	2,54			
eA	7,62			
eB			10,92	
L	3,30	2,92	3,81	
M ⁽⁶⁾⁽⁸⁾	2,508			
N	0,50	0,40	0,60	
N1			0,60	
O ⁽⁷⁾⁽⁸⁾	0,548			

Table 10. DIP-7 mechanical data

1- The leads size is comprehensive of the thickness of the leads finishing material.

2- Dimensions do not include mold protrusion, not to exceed 0,25 mm in total (both side).

3- Package outline exclusive of metal burrs dimensions.

4- Datum plane "H" coincident with the bottom of lead, where lead exits body.

5- Ref. POA MOTHER doc. 0037880

6- Creepage distance > 800 V

7- Creepage distance 250 V

8- Creepage distance as shown in the 664-1 CEI / IEC standard.





Figure 28. Package dimensions



Dim.	mm			
	Min.	Тур.	Max.	
А			1.75	
A1	0.1		0.25	
A2	1.25			
b	0.31		0.51	
С	0.17		0.25	
D	9.8	9.9	10	
E	5.8	6	6.2	
E1	3.8	3.9	4	
е		1.27		
h	0.25		0.5	
L	0.4		1.27	
k	0		8	
ccc			0.1	

Table 11. SO16 narrow mechanical data





Figure 29. SO16 narrow mechanical data



Dim. –	mm		
	Min.	Тур.	Max.
А			5.33
A1	0.38		
A2	2.92		4.95
b	0.36		0.56
b2	0.51		1.15
С	0.2		0.36
D	9.02		10.16
E	7.62		8.26
E1	6.1		7.11
E2		7.62	
E3			10.92
е		1.77	
L	2.92		3.81

SDIP10 mechanical data Table 12.

Figure 30. SDIP10 mechanical drawing



Doc ID 15028 Rev 5

9 Revision history

Table 13.	Document revision history
-----------	---------------------------

Date	Revision	Changes
30-Sep-2008	1	Initial release
22-Jan-2009	2	Updated Figure 3 on page 4
21-Oct-2009	3	Added SO16N and SDIP10 packages
31-Aug-2010	4	Updated Figure 3, Figure 4, Figure 5 on page 9 and Table 3 on page 4
08-Jan-2013	5	Minor text changes to improve readability in <i>Chapter 7.3</i> , <i>Chapter 7.4</i> , <i>Chapter 7.5</i> , <i>Chapter 7.7</i> , <i>Chapter 7.8</i> , <i>Chapter 7.9</i> , <i>Chapter 7.10</i> , <i>Chapter 7.11</i> , <i>Chapter 7.13</i> , in <i>Table 7 on page 6</i> , <i>Table 8 on page 7</i> and in <i>Figure 22 on</i> <i>page 19</i>



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

Doc ID 15028 Rev 5

