


# PROGRAMMABLE V.23 MODEM WITH DTMF

## ■ PROGRAMMABLE MODES:

- Modem 75bps transmit, 1200bps receive
- Modem 1200bps transmit, 75bps receive
- DTMF dialing
- Call status tone detection
- Auxiliary analog transmit input
- Analog test loopback
- PROGRAMMABLE FUNCTIONS:
  - Transmission level
  - Hysteresis and detection level
  - Filters (reception and transmission)
  - Line monitoring and buzzer
  - DTMF frequencies
- FIXED COMPROMISE LINE EQUALIZER
- AUTOMATIC BIAS ADJUSTMENT
- INTEGRATED DUPLEXER
- STANDARD LOW COST CRYSTAL (3.579MHz)
- TAX TONE REJECTION
- POWER-UP INITIALIZATION OF REGISTERS
- OPERATES FROM ±5V
- CMOS

## **DESCRIPTION**

The TS7514 is an FSK modem which can be programmed for asynchronous half-duplex voiceband communications on a 2-wireline or full duplex




on a 4-wire line. Its programming concept makes it the ideal component to design low-cost intelligent modems, featuring auto dialing and auto answering. The TS7514 conforms to CCITT V.23 recommendation. The chip incorporates DTMF dialing, line monitoring, tone and dialing detection.

## **ORDER CODES**

Part Number	Temperature Range	Package
TS7514CP	0 to 70°C	DIP24
TS7514CFN	0 to 70°C	PLCC28

#### **PIN CONNECTIONS**




November 1998 1/19

# **PIN DESCRIPTION**

Name	Pin N	umber	Description					
warne	DIP24	PLCC28	Description					
MOD/DMTF	1	1	MODEM or DMTF Operating Mode Selection. Also controls write operations to control registers (if $MOD/\overline{DMTF} = 0$ and $MC/BC = 0$ ).					
MC/BC	2	3	Digital Control Input.  In MODEM mode, it sets transmission mode to main or back channel. It also permits selection of dialing or control registers programming.					
RTS	3	4	Request to Send. When RTS = 0, the circuit sends an analog signal to the ATO output. The signal depends on the operating mode selected. When RTS = 1, the signal sent to ATO is suppressed after its first zero crossing. When MOD/DMTF = 0 and MC/BC = 0, the RTS pin acts as a clock for serial data loading into the input register.					
ENP	4	5	Serial Register Write Select Input. When ENP = 0, the serial register input is connected to TxD. When ENP = 1, the register input is connected to PRD.					
DGND	5	6	Digital Ground = 0V. All digital signals are referenced to this pin.					
TxD	6	7	Digital Input for Transmit or Control Data					
PRD	7	8	Digital Input for Control Data. Selected through ENP					
XtallN	8	10	Crystal Oscillator Input. Can be tied to an external clock generator. fquartz = 3.579MHz.					
XtalOUT	9	11	Crystal Oscillator Output					
DCD	10	13	Data Carrier Detect Output					
RxD	11	14	Digital Receive Data Output					
ZCO	12	15	Zero Crossing Rx Digital Output (ringing detection)					
RDI	13	16	Analog Output for the Receive Signal after Filtering or Analog Input for the Amplifier-limiter.					
RFO	14	17	Analog Receive Filter Output					
RAO2	15	18	A2 Amplifier Output					
RAI2	16	20	A2 Amplifier Inverting Input					
RAI1	17	21	A1 Amplifier Inverting Input					
RAO1	18	22	A1 Amplifier Output					
V-	19	23	Negative Supply Voltage : - 5V ±5%					
AGND	20	24	Analog Ground = 0 V. Reference Pin for Analog Signals					
V+	21	25	Positive Supply Voltage : + 5V ±5%					
ATO	22	26	Analog Transmit Output					
WLO	23	27	Analog Output for Line Monitoring and Buzzer					
			Direct Analog Input Transmit Filter					

14-02 TBI

Figure 1 : Simplified Block Diagram



#### **FUNCTIONAL DESCRIPTION**

The TS7514 circuit is an FSK modem for half-duplex, voice-band asynchronous transmissions on a 2-wire line according to CCITT recommendation V.23 or full duplex on 4 wire-line.

The circuit features DTMF dialing, call status tone detection and line monitoring in both dialing and automaticanswer modes. A signalling frequency is available at the line monitoring output (buzzer).

Ring detection is possible by using the signal detection function and bypassing the receive filter. The receive signal at ZCO output can be filtered in the associated microprocessor.

The TRANSMIT channel (Tx) includes:

- Two programmable frequency generators.
- One switched capacitor filter (SCF) with low-pass or bandpass configuration and its associated propagation delay corrector.
- One continuous time low-pass smoothing filter.
- One attenuator, programmable from 0 to + 13dB by 1dB steps.
- One programmable analog input.

The RECEIVE channel (Rx) includes:

- Two operational amplifiers for duplexer implementation.
- One continuous time low-pass anti-aliasing filter.
- One programmable gain amplifier.
- One linear compromise equalizer.
- One switched capacitor band pass filter (can be set to either main or back channel).
- One continuous time low pass smoothing filter.
- One limiting amplifier.
- One correlation demodulator.
- One programmable level signal detector.

The LINE MONITORING channel includes:

- One buzzer.
- One 3-channel multiplexer to select beetwen:
  - Transmit channel monitoring.
- Receive channel monitoring.
- Buzzer.
- One programmable attenuator

#### **Internal Control**

#### Power-up Initialization

The TS7514 includes power-up initialization of control registers. This system sets the ATO transmission output to an infinite attenuation position, leaving time for the microprocessor to set up the RPROG input on power up. Control registers are also initialized when V+ is lower than 3V or V-greater than -3V.

#### Registers

Write access to the DTMF data register and to other control registers is achieved in serial mode through TxD input or PRD input. Addressing of these 4 bit registers is indirect. They are accessed through an 8 bit shift register addressed when MOD/DTMF = 0 and MC/BC = 0. Data sent to the TxD input is strobed on the RTS signal trailing edge.

Serial data is sent to the TxD input, with Least Significant Bit (LSB) first. The 4 Most Significant Bits (MSB) contain the control register address while the 4 LSB contain associated data.

Data transfer from the input register to the control register (addressed by the MSB's) is started by the operating mode (MODEM or DTMF) selection (MOD/DTMF = 1 or MC/BC = 1).

Figure 2: Internal Control Register





Figure 3: Detailed Block Diagram



#### **OPERATING MODES**

The various operating modes are defined by MC/BC and MOD/DTMF inputs, and by the content of a control register RPROG.

The TS7514 includes 8 control registers. Access to each control register is achieved through an auxilliary 8-bit shift register (input register). The input of that shift register is connected either to TxD or PRD, depending upon the status of the ENP control pin (ie when ENP = 0 and ENP = 1 respectively). In both cases, the RTS input receives the shift clock and sequentialy transfer is controlled by setting simultaneously MOD/DTMF and MC/BC to 0. The

previous internal status and data are memorized during loading of the input register so that transmission continues properly. That feature allows the user to modify transmission level or line monitoring selection during transmission. The transmit channel operating mode (Modem main or back channel, DTMF) can only be modified when RTS = 1. When RTS = 0, the ATO transmit output is enabled and the preselected operating mode is activated. When RTS returns to 1, Modem or DTMF transmission is inhibited after the first zero crossing of the generated signal.

MOD/DTMF	MC/BC	Transmission (ATO)	Reception (RxD, DCD)						
1	1	MODEM, Main Channel	MODEM, Back Channel						
1	0	MODEM, Back Channel	MODEM, Main Channel						
0	1	DTMF	$\overline{DCD}$ = Active Tone Detection (270 -500Hz) if $\overline{RTS}$ = 1 DCD = 1 if RTS = 0						
0	0	If RTS = 1 (no signal sent on	If <u>RTS</u> = 0 when that configuration occurs, transmission and reception are not modified. If RTS = 1 (no signal sent on the line), transmission is not modified and reception is set up to detect 2100Hz tone (note 1).						

Note 1: The decision threshold of the demodulator output is shifted, so that RxD changes from 0 to 1 at 1950Hz instead of 1700Hz.

#### **MODEM TRANSMISSION FREQUENCIES**

Modulation Rate	TxD	CCITT R35 AND V.23 Recommendations (Hz)	Frequency Generated with Xtal at 3.579MHz (Hz)	Error (Hz)
75bps	1	390 ±2	390.09	+0.09
	0	450 ±2	450.45	+0.45
1200bps	1	1300 ±10	1299.76	-0.24
	0	2100 ±10	2099.12	-0.88

## **DTMF TRANSMISSION FREQUENCIES**

	Specifications DTMF (Hz)	Frequency Generated with Xtal at 3.579MHz (Hz)	Dividing Ratio	Error (%)
f1	697 ±1.8%	699.13	5120	+0.31
f2	770 ±1.8%	771.45	4640	+0.19
f3	852 ±1.8%	853.90	4192	+0.22
f4	941 ±1.8%	940.01	3808	-0.10
f5	1209 ±1.8%	1209.31	2960	+0.03
f6	1336 ±1.8%	1335.65	2680	-0.03
f7	1477 ±1.8%	1479.15	2420	+0.15
f8	1633 ±1.8%	1627.07	2200	+0.36

#### **CARRIER LEVEL DETECTOR**

- Output Level Detection conditions The DCD signal detector output is set to logic state 0 if the RMS value of the demodulator input signal is greater than N1. The DCD output has logic state 1 if the RMS value is less than N2.


The detector has an hysteresis effect: N1 - N2.

- Timing Detection Requirements Signal detection time constants at the DCD output comply with CCITT Recommendation V.23.

Modulation Ratio	DCD Transition	CCITT V.23 (min)	Min.	Max.	CCITT V.23 (max)	Unit
1200bps	t1	10	10	20	20	ms
	t2	5	5	15	15	ms
75bps (Note 1)	t1	0	15	40	80	ms
	t2	15	15	40	80	ms

Note 1: wide band Rx filter used (see Figure 7c).

Figure 4: Signal Detection Time Out



Note: When delays are bypassed (see RPRX register programming) response time ranges from 0 to 5ms in receive mode at 1200bps, and from 0 to 10ms at 75bps.

## PROGRAMMING REGISTER (RPROG)

				,				
Α	Addr	ess			Da	ata		Selected Mode (note 1)
D	06	D5	D4	D3	D2	D1	D0	Gelected Mode (Hote 1)
0	0	0	0	0	X	0 1	0 1	The most significant bit (D7) is not used when decoding control register addresses.
				0	Х	0	1	Control register addressing is enabled when D7 = 0 (see note 2).
				0	Х	1	0	Control register addressing is enabled when D7 = 1 (see note 2).
				0	0	Х	Х	Reception positioned in the <u>ch</u> annel opposite to the transmission channel controlled by MC/BC
				0	1	Х	Х	Reception positioned in the same channel as transmission (see note 3).
				1	Х	Х	Х	Programming inhibited in normal operating mode. This mode is used for testing purposes.

Notes: 1.

RPROG is set to 0000 on power-up.
 Excepted for RPROG register whose address is always 000, regardless of D0 and D1.
 This mode allows either full duplex operation on a 4-wire line, or circuit testing with external Tx/Rx loopback.

# **DTMF DIALING DATA REGISTER** (RDTMF REGISTER)

	Address							Tone Frequ	uency (Hz)
D7	D6	D5	D4	D3	D2	D1	D0	Low	High
Р	0	0	1	Х	Х	0	0	697	X
				Х	Х	0	1	770	Χ
				Х	Х	1	0	852	X
				Х	Х	1	1	941	Χ
				0	0	Х	Х	X	1209
				0	1	Х	Х	X	1336
				1	0	Х	Х	X	1477
				1	1	Χ	Χ	X	1633

Notes: This register is not initialized on power-up.

X : don't care value.
P: 1,0 or X depending upon RPROG content.

# $\textbf{DATA REGISTER FOR THE TRANSMISSION ATTENUATOR} \ (\texttt{RATE REGISTER})$

	Add	ress			Da	ata		Attenuation	Output Transmit	On Line Level (dBm)
D7	D6	D5	D4	D3	D2	D1	D0	(dB)	Level (dBm)	Coupler Gain (-` 6dB)
Р	0	1	0	0	0	0	0	0	+ 4	<b>-</b> 2
				0	0	0	1	1		+ 3
				0	0	1	0	2	+ 2	- 4
				0	0	1	1	3	+1	<b>-</b> 5
				0	1	0	0	4	0	<b>-</b> 6
				0	1	0	1	5	<b>–</b> 1	<b>-7</b>
				0	1	1	0	6	-2	- 8
				0	1	1	1	7	-3	<b>-</b> 9
				1	0	0	0	8	-4	<b>–</b> 10
				1	0	0	1	9	-5	<b>– 11</b>
				1	0	1	0	10	-6	<b>– 12</b>
				1	0	1	1	11	-7	<b>–</b> 13
				1	1	0	0	12	-8	<b>– 14</b>
				1	1	0	1	13	<b>-</b> 9	<b>–</b> 15
				1	1	1	0	Infinite	< - 64	< -70
				1	1	1	1	Infinite*	< - 64 *	< -70 *

<sup>\*</sup> Power-up configuration.

# LINE MONITORING PROGRAMMING REGISTER (RWLO REGISTER)

								,		
	Address				Data			Line Monitoring In Transmit Mode Relative Level (dB)	Line Monitori Mode Relativ	ng In Receive re Level (dB)
D7	D6	D5	D4	D3	D2	D1	D0			
Р	0	1	1	0	0	0	0	- 10		
				0	0	0	1	- 20		
				0	0	1	0	- 31		
				0	0	1	1	<b>- 42</b>		
				0	1	0	0		0	
				0	1	0	1		<b>– 10</b>	
				0	1	1	0		- 20	
				0	1	1	1		- 31	
				1	0	0	0			0.42 V <sub>PP</sub>
				1	0	0	1			– 10dB
				1	0	1	0			– 20dB
				1	0	1	1			– 31dB
				1	1	Х	Х			< - 60dB*

\* Power-up configuration. **Note**: Signaling frequency is a square wave signal at 2982Hz.

## RECEIVE FILTER SELECTION AND GAIN PROGRAMMING REGISTER (RPRF REGISTER)

	Add	ress			Da	ata		Reception Gain	Comments
D7	D6	D5	D4	D3	D2	D1	D0	(dB) (note 1)	Comments
Р	1	0	1	Х	Х	0	0	0	
				Х	Х	0	1	+6*	
				Х	Х	1	0	+ 12	
				Х	Х	1	1	0	Rx Channel Band = Tx Channel B and Tx to Rx Loopback - 33dBm ≤ Rx Level ≤ 40dBm
				Х	0	Х	Х	X	Receive Filter Selected
				Х	1	Х	Х	X	Receive Filter Desabled
				1	Х	Х	Х	X	Receive Filter Disconnected from RDI Output and from Demodulator. Offset Disabled.

Depending on the line length, the received signal can be amplified. Programmable reception gain allows a level close to +3dBm at the filter input to take benefit of the maximum filter dynamic range (S/N ratio). The following requirement must be met: max. line level + prog. gain ≤+3dBm. Note 1:

# TRANSMISSION FILTER PROGRAMMING REGISTER (RPTF REGISTER)

	Add	ress			Da	ıta		ATO Transmission
D7	D6	D5	D4	D3	D2	D1	D0	ATO Transmission
Р	1	0	0	0	0	0	0 0 MODEM or DTMF Signal*	
				0	0	0	ATxI via Smoothing Filter and Attenuator	
				0	0	1	0 ATxl via Low-pass Filter and Attenuator	
				0	0	1	1	ATxI via Band-pass Filter and Attenuator
				0	1	0	0	In DTMF Mode, Transmision of High Tone Frequency
				1	0	0	0	In DTMF Mode, Transmission of Low Tone Frequency

<sup>\*</sup> Power-up configuration.

# HYSTERESIS AND SIGNAL DETECTION LEVEL PROGRAMMING REGISTER (RHDL REGISTER)

	Add	ress			Da	ıta		N2 (dBm) (note 1) See Figure 4	N1/N2 (dB)
D7	D6	D5	D4	D3	D2	D1	D0	See Figure 4	141/142 (UB)
Р	1	1	0	Х	0	0	0	- 43 *	Х
				Х	0	0	1	<b>- 41</b>	X
				Х	0	1	0	- 39	X
				Х	0	1	1	- 37	X
				Х	1	0	0	- 35	X
				Х	1	0	1	- 33	X
				Х	1	1	0	<b>– 31</b>	X
				Х	1	1	1	<b>– 29</b>	X
				0	Х	Х	Х	X	3 *
				1	Х	Х	Х	X	3.5

\* Power-up configuration.

Note 1: Detection low level measured at the demodulator input. The line signal detection level is obtained by reducing the gain ate the filter.

## RECEIVE CHANNEL PROGRAMMING REGISTER (RPRX REGISTER)

	Add	ress			Da	ıta		Configuration	
D7	D6	D5	D4	D3	D2	D1	D0		
Р	1	1	1	Х	Х	0	Х	Low Frequency Wide Band Selected (Figure 7b) (Note 1)	
				Х	Х	1	Х	Low Frequency Narrow Band Selected (Figure 7c)	
				Х	Х	Χ	0	Carrier Level Detector Delay Enabled*	
				Х	Х	Χ	1	Carrier Level Detector Delay Disabled.	

Note 1: In active tone detection mode (MOD/DTMF = Ø, MC/BC = 1, RTS = 1 see op. modes),
The low frequency wide band is automatically selected for the receive channel, whatever the RPRX register programming value.
After a switch back to modern mode (MOD/DTMF = 1, MC/BC = Ø or 1) the RPRX register indicates again the value programmed before the active tone detection mode.

## **INPUT SHIFT REGISTER ACCESS**

Figure 5: 1st Case: Programmation without Data Transmission





Figure 6: 2nd Case: Programmation with TxD During Data Transmission



## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
DGND	DGND (digital ground) to AGND (analog ground)	− 0.3, <b>+</b> 0.3	V
V+	Supply Voltage V+ to DGND ro AGND	- 0.3, + 7	V
V–	Supply Voltage V- to DGND or AGND	− 7, <b>+</b> 0.3	V
VI	Voltage at any Digital Input	DGND - 0.3, V+ + 0.3	V
V <sub>in</sub>	Voltage at any Analog Input	V- 0.3, V + + 0.3	V
Io	Current at any Digital Output	- 20, <b>+</b> 20	mA
l <sub>out</sub>	Current at any Analog Output	<b>– 10, + 10</b>	mA
P <sub>tot</sub>	Power Dissipation	500	mW
$T_{op}$	Operating Temperature	0, + 70	°C
T <sub>stg</sub>	Storage Temperature	- 65, <b>+</b> 150	°C
T <sub>lead</sub>	Lead Temperature (soldering, 10s)	+ 260	°C

7514-03.TBL

If the Maximum Ratings are exceeded, permanent damage may be caused to the device. This is a stress rating only, and functional operation of the device under these or any other conditions for extended periods may affect device reliability. Standard CMOS handling procedures should be employed to avoid possible damage to the device.

## **ELECTRIC OPERATING CHARACTERISTICS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
V+	Positive Supply Voltage	4.75	5	5.25	V
V-	Negative Supply Voltage		- 5.0	- 4.75	V
I+	V+ Operating Current	_	10	15	mA
l-	V- Operating Current	<b>–</b> 15	- 10	1	mA

7514-04.TBL

# DC AND OPERATING CHARACTERISTICS

Electrical characteristics are guaranteed over the complete temperature range, with typical load unless otherwise specified. Typical values are given for :  $V^+ = +5V$ ,  $V^- = -5V$  and room temperature =  $25^{\circ}$ C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
DIGITAL INT	ERFACE (MOD/DTMF, RTS, DCD, RxD, ZC	CO, TxD, MC/BC, ENP, PF				
VIL	Input Voltage, Low Level		_	_	0.8	V
V <sub>IH</sub>	Input Voltage, High Level		- 2.2	_	_	_
I <sub>I L</sub>	Input Current, Low Level	DGND < V <sub>i</sub> < V <sub>IL</sub> (max)	- 10	_	10	μΑ
I <sub>I H</sub>	Input Current, High Level	$V_{IH}$ (min) $< V_I < V+$	- 10	_	10	μΑ
I <sub>OL</sub>	Output Current, Low Level	V <sub>OL</sub> = 0.4V	1.6	_	_	mA
I <sub>OH</sub>	Output Current, High Level	V <sub>OH</sub> = 2.8V	_	_	- 250	μΑ
ANALOG INT	ERFACE-PROGRAMMABLE (ATxI)					
V <sub>in</sub>	Input Voltage Range		- 1.8	_	+ 1.8	V
I <sub>in</sub>	Input Current (filter output selected)		- 10	_	+ 10	μΑ
$C_in$	Input Capacitance (ATT output selected)		_	_	20	pF
$R_{in}$	Input Resistance (ATT output selected)		100	_	_	kΩ
ANALOG INT	ERFACE - TRANSMIT OUTPUT (ATO) (loa	ad conditions $R_L = 560\Omega$ , $C$	$c_{L} = 100p$	F)		
Vos	Output Offset Voltage		- 250	_	+ 250	mV
C <sub>L</sub>	Load Capacitance		_	_	100	pF
$R_L$	Load Resistance		_	560	_	Ω
V <sub>out</sub>	Output Voltage Swing		- 1.8	_	+ 1.8	V
Rout	Output Resistance		10	_	25	Ω
_	ATO Attenuation Ratio when RTS = 1		70	_	_	dB

**DC AND OPERATING CHARACTERISTICS** (continued) Electrical characteristics are guaranteed over the complete temperature range, with typical load unless otherwise specified. Typical values are given for :  $V^+ = +5V$ ,  $V^- = -5V$  and room temperature =  $25^{\circ}$ C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
ANALOG I	NTERFACE - LINE MONITORING (WLO (load co	onditions, $R_L = 10k\Omega$ , $C_L = 3$	50pF)			
Vos	Output Offset Voltage		- 250	_	+ 250	mV
CL	Load Capacitance		_	_	100	pF
R <sub>L</sub>	Load Resistance		10	_	_	kΩ
V <sub>out</sub>	Output Voltage Swing		- 1.8	_	+ 1.8	V
R <sub>out</sub>	Output Resistance		_	_	15	Ω
_	WLO Attenuation Ratio		70	_	_	dB
ANALOG I	NTERFACE - DUPLEXER (RAI+, RAI-, RA0)					
V <sub>in</sub>	Input Voltage Range RAI+, RAI-		-2	_	+2	V
l <sub>in</sub>	Input Current RAI+, RAI-		-10	_	+10	μΑ
C <sub>in</sub>	Input Capacitance RAI+, RAI-		_	_	10	pF
V <sub>off</sub>	Input Offset Voltage RAI+, RAI–		-20	_	+20	mV
V <sub>out</sub>	Output voltage Swing, RA0	$C_L = 100 pF$ $R_L = 300 \Omega$	-1.8 -0.9	R <sub>L</sub> =-600	Ω+1.8 +0.9	V
CL	Load Capacitance RA01	C <sub>L</sub> = 100pF	-0.3	_	100	pF
R <sub>L</sub>	Load Resistance RA01	OL = 100pi	300	_	-	Ω
G	DC voltage Gain in Large Signals, RA01	$C_L = 100 pF, R_L = 300 \Omega$	60	_	_	dB
CMRR	Common Mode Rejection Ratio, RA01, RA02	OL = 100p1 , 1\(\text{1} = 300\(\text{2}\)	60	_	_	dB
PSRR	Supply Voltage Rejection Ratio, RA01, RA02		60	_	_	dB
V <sub>out</sub>	Output Voltage Swing, RA02	$C_L = 50pF, R_L = 10k\Omega$	-2.5	_	2.5	pF
CL	Load Capacitance, RA02	OL - OOPI , IL - IOILE	_	_	50	pF
R <sub>L</sub>	Load Resistance, RA02		10	_	_	kΩ
AVo	DC Voltage Gain in Large Signals, RA02		_		_	dB
ANALOG I	NTERFACE-RECEIVE FILTER OUTPUT (RFO) imiter Input (RDI)		<u>'</u>	'		
Vin	Input Voltage Range (RPRF = 1 xxx)		-2.2	_	+ 2.2	V
R <sub>in</sub>	Input Resistance (RPRF = 1 xxx)		1.5	_	_	kΩ
Cin	Input Capacitance (RPRF = 1 xxx)		_	_	20	pF
CL	Load Capacitance (RPRF = 1 xxx)		_	_	50	pF
$R_L$	Load Resistance		1.5	_	_	kΩ
$V_{out}$	Output Voltage Swing	$C_L = 50 pF$ , $R_L = 1.5 k\Omega$	- 1.8	_	+ 1.8	V
R <sub>out</sub>	Output Resistance		_	_	15	Ω
DYNAMIC	CHARACTERISTICS FOR PROGRAMMING RE	GISTER ACCESS (see Fig	ures 5 ar	nd 6)		
t <sub>CYC</sub> (1)	Cycle Time		600	_	_	ns
P <sub>wel</sub> (2)	Pulse Width, RTS Low		300	_	_	ns
P <sub>Weh</sub> (3)	Pulse Width, RTS High		300	_	_	ns
t <sub>r</sub> , t <sub>f</sub> (4)	RTS Rise and Fall Times		<u> </u>	_	50	ns
t <sub>HCE</sub> (5)	Control Input Holding Time		100	_	-	ns
t <sub>SCE</sub> (6)	Control Input Setup Time		300	_	_	ns
t <sub>SDI</sub> (7)	TxD or PRD Input Setup Time		200	_	_	ns
t <sub>HDI</sub> (8)	TxD or PRD Input Hold Time		100	_	_	ns
t <sub>WW</sub> (9)	TWW Input Writing Inpulsion Width (high level)		300	_	_	ns
t <sub>BD</sub> (10)	TxD Input Setup Time		100	-	-	ns
t <sub>HD</sub> (11)	TxD Input Hold Time		100	_	_	ns

**DC AND OPERATING CHARACTERISTICS** (continued) Electrical characteristics are guaranteed over the complete temperature range, with typical load unless otherwise specified. Typical values are given for :  $V^+ = +5V$ ,  $V^- = -5V$  and room temperature =  $25^{\circ}$ C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
TRANSMI	T FILTER TRANSFER FUNCTION (load conditions : $R_L$	= $560\Omega$ , $C_L = 100pF$ )				
G <sub>AR</sub>	Absolute Gain at 2100Hz		_	0	_	dB
G <sub>HH</sub>	Gain Relative to Gain at 1700Hz	Band-pass < 390Hz = 390Hz = 450Hz = 1100Hz Band-pass or Low-pass 1100Hz to 2300Hz 3300Hz 5800Hz > 16000Hz	- - - 0.5 - 0.5 - -	- - - - - - 3 -	- 30 - 35 - 35 +0.5 +0.5 - - 15 - 35	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
D <sub>AR</sub>	Group Delay (modem transmission) Main Channel: from 380 to 460Hz Back Channel: from 1100 to 2300Hz		90 1.04	_ _	110 1.08	μs ms
ATTENUA	TOR TRANSFER FUNCTION					
A <sub>TT</sub>	Absolute Gain for 0dB Programmed		0.3	0	0.3	dB
R <sub>AT</sub>	Attenuation Relative to Programmed Value Attenuation for Programmed Value = $\infty$		- 0.5 70	-	+0.5	dB dB
R <sub>LT</sub>	Relative Attenuation between two Consecutive Steps		0.8	-	1.2	dB
TRANSMI	T GENERAL CHARACTERISTICS					
	Modem Amplitude (Att = 0dB)	390Hz 450Hz 1300Hz 2100Hz	+3.5 +3.5 +3.5 +3.5	- - -	+4.5 +4.5 +4.5 +4.5	dBm dBm dBm dBm
	DTMF Amplitude (Att = 0dB) - Low Frequency Group - Low Frequency Group versus Low Frequency Group		- 3 +1.5	_ _	- 1.5 +2.5	dBm dB
	Psophometric Noise		_	_	250	μV
RECEIVE	FILTER TRANSFER FUNCTION					
G <sub>AR</sub>	Absolute Gain at 1100Hz - Main Channel (0dB programmed)		- 0.5	-	+ 0.5	dB
$G_RR$	Gain Relative to the Gain at 1300Hz (0dB programmed)	< 150Hz 150Hz to 450Hz 1300Hz 2100Hz 2300Hz 5500Hz to 10000Hz > 10000Hz	- -0.5 1.1 - -	- - 1.8 - -	- 60 - 50 0.5 2.3 2.7 - 50 - 60	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
G <sub>AR</sub>	Absolute Gain at 420Hz (back channel - narrow band) (0dB programmed)		0.5	_	+ 0.5	dB
G <sub>R R</sub>	Gain Relative to Gain at 420Hz (0dB programmed)	< 150Hz 380Hz 400Hz to 440Hz 460Hz 1100Hz to 10000Hz > 10000Hz	- - 0.5 - - -	- - - -	- 50 + 0.5 + 0.5 + 0.5 - 50 - 60	dB dB dB dB dB dB
G <sub>AR</sub>	Absolute Gain at 425Hz (tone detection or back channel wide band) (0dB programmed)		- 0.5	_	+ 0.5	dB
G <sub>R R</sub>	Gain Relative to Gain at 425Hz (0dB programmed)	< 112Hz 275Hz 300Hz to 525Hz 575Hz 1375Hz to 10000Hz > 10000Hz	- - 0.5 - - -	- - - -	- 50 + 0.5 + 0.5 + 0.5 - 50 - 60	dB dB dB dB dB
	Psophometric Noise		_	-	300	μV

# DC AND OPERATING CHARACTERISTICS (continued)

Signalling Frequency Amplitude at 0.42V<sub>PP</sub> Programmed

Electrical characteristics are guaranteed over the complete temperature range, with typical load unless otherwise specified. Typical values are given for :  $V^+ = +5V$ ,  $V^- = -5V$  and room temperature =  $25^{\circ}$ C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit					
RECEIVE	ECEIVE TRANSFER - GENERAL CHARACTERISTICS										
	Absolute Filter Gain for : 0dB programmed 6dB programmed 12dBprogrammed		- 0.5 + 5.5 + 11.5	_ _ _	+ 0.5 + 6.5 12.5	dB					
R <sub>DS</sub>	Signal Detection Level Relative to Programmed Value		- 0.5	1	+ 0.5	dB					
R <sub>HY</sub>	Hysteresis Value		- 2	-	_	dB					
	Signal Level (loop 3) at Reception Input		- 40	- 35	- 33	dBm					
LINE MON	NITORING - GENERAL CHARACTERISTICS (load condition	ons : $R_L = 10k\Omega$ , $C_L =$	50pF)								
A <sub>TT</sub>	Absolute Gain for 0dB Programmed		_	0	_	dB					
R <sub>AT</sub>	Attenuation Relative to Programmed Value Attenuation for Programmed Value		- 1 70	_	+ 1	dB dB					
FS	Buzzer Signalling Frequency	·	_	2982	_	Hz					

A-Os TBI

0.42

0.46

## **Receive Filter Transfer Characteristics**

## Figure 7a: Main Channel




Figure 7b: Back Channel - Narrow Band






Figure 7c: Basic Channel



## Transmission Spectrum

At the ATO output, the out-of-band signal power conforms to the following specifications:



#### Receiver

7514-09A.EPS

7514-09B.EPS

Measurement conditions

Local transmit level : -10dBm on lower channel at 75hps

Receive level: -25dBm, with 511 bit pseudo-random test pattern.

Test equipment: TRT sematest.

#### Isochronous distortion

The following table shows typical isochronous distortion obtained with the TS7514 circuit:

Line	Reception (1200)	Reception (75)
Line 1 (fiat)	10 %	4 %
Line 2	12 %	4 %
Line 3	18 %	6 %
Line 4	14 %	6 %

## Bit error rate

Typical bit error rates versus while noise are as follows (noise and signal levels are measured without weighting on the 300/3400Hz):

	Reception	n (1200)	Reception (75)		
	S/N	BER	S/N	BER	
Line 1	6 dB	2.10 <sup>-3</sup>	– 3 dB	2.10 <sup>-3</sup>	
Line 2	7 dB	2.10 <sup>-3</sup>	– 3 dB	2.10 <sup>-3</sup>	
Line 3	8 dB	2.10 <sup>-3</sup>	– 3 dB	2.10 <sup>-3</sup>	
Line 4	7 dB	2.10 <sup>-3</sup>	– 3 dB	2.10 <sup>-3</sup>	

7514-09C.EPS

# **CHARACTERISTICS OF TEST LINES**






Figure 9

GROUP DELAY DISTORTION (ms)

7514-11.EPS




Figure 10






Figure 11



#### TYPICAL APPLICATION INFORMATION



# POWER SUPPLIES DECOUPLING AND LAYOUT CONSIDERATIONS

Power supplies to digital systems may contain high amplitude spikes and other noise. To optimize performances of the TS7514 operating in close proximity to digital systems, supply and ground noise should be minimized.


This involves attention to power supply design and circuit board layout.

The power supplies should be bypassed with tantalum or electrolytic capacitors to obtain noise free operation. These capacitors should be located close to the TS7514. The electrolytic type capacitors for improved high frequency performance.

Power supplies connections should be short and direct. Ground loops should be avoided.

# PACKAGE MECHANICAL DATA


24 PINS - PLASTIC DIP



Dimensions		Millimeters			Inches	
Difficusions	Min.	Тур.	Max.	Min.	Тур.	Max.
a1		0.63			0.025	
b		0.45			0.018	
b1	0.23		0.31	0.009		0.012
b2		1.27			0.050	
D			32.2			1.268
Е	15.2		16.68	0.598		0.657
е		2.54			0.100	
e3		27.94			1.100	
F			14.1			0.555
I		4.445			0.175	
L		3.3			0.130	

#### PACKAGE MECHANICAL DATA

28 PINS - PLASTIC LEADED CHIP CARRIER PLCC)



Dimensions		Millimeters			Inches	
Dimensions	Min.	Тур.	Max.	Min.	Тур.	Max.
А	12.32		12.57	0.485		0.495
В	11.43		11.58	0.450		0.456
D	4.2		4.57	0.165		0.180
D1	2.29		3.04	0.090		0.120
D2	0.51			0.020		
E	9.91		10.92	0.390		0.430
е		1.27			0.050	
e3		7.62			0.300	
F		0.46			0.018	
F1		0.71			0.028	
G	•		0.101			0.004
М		1.24			0.049	
M1		1.143			0.045	

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in lifesupport devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

## © 1998 STMicroelectronics - All Rights Reserved

Purchase of I<sup>2</sup>C Components of STMicroelectronics, conveys a license under the Philips I<sup>2</sup>C Patent. Rights to use these components in a I<sup>2</sup>C system, is granted provided that the system conforms to the I<sup>2</sup>C Standard Specifications as defined by Philips.

# STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

http://www.st.com

57

PLCC28.TBL