

## -20-V, -200-mA, Low-Noise NEGATIVE VOLTAGE REGULATOR

Check for Samples: TPS7A3401

## **FEATURES**

- Input Voltage Range: -3 V to -20 V
- Noise:
- 80 μV<sub>RMS</sub> (10 Hz to 100 kHz)
- Power-Supply Ripple Rejection:
  - 50 dB (1 kHz)
  - ≥ 27 dB (10 Hz to 1 MHz)
- Adjustable Output: ~ –1.18 V to –18 V
- Maximum Output Current: 200 mA
- Dropout Voltage: 500 mV at 100 mA
- Stable with Ceramic Capacitors  $\ge$  2.2  $\mu$ F
- CMOS Logic-Level-Compatible Enable Pin
- Built-In, Fixed, Current-Limit and Thermal Shutdown Protection
- Available in High Thermal Performance MSOP-8 PowerPAD<sup>™</sup> Package
- Operating Tempature Range: –40°C to +125°C

## **APPLICATIONS**

- Cost-Effective Supply Rails for Op Amps, DACs, ADCs, and Other High-Precision Analog Circuitry
- Cost-Effective Post DC/DC Converter Regulation and Ripple Filtering



## DESCRIPTION

The TPS7A3401 is a negative, high-voltage (-20 V), low-noise linear regulator capable of sourcing a maximum load of 200 mA.

These linear regulators include a CMOS logic-level-compatible enable pin. Other features available include built-in current limit and thermal shutdown protection to safeguard the device and system during fault conditions.

The TPS7A3401 is designed using bipolar technology, and is ideal for instrumentation applications where clean voltage rails are critical to improve system performance. This design makes it a cost-effective choice to power operational amplifiers, analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and other analog circuitry.

In addition, the TPS7A3401 linear regulator is suitable for cost-effective, post dc/dc converter regulation. By filtering out the output voltage ripple inherent to dc/dc switching conversion, increased system performance is provided in instrumentation applications.



Post DC/DC Converter Regulation

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## **Typical Application**

## TPS7A3401

TEXAS INSTRUMENTS

#### SBVS163-JUNE 2011

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	V <sub>out</sub>
	<ul> <li>XX is nominal output voltage (01 = Adjustable).<sup>(2)</sup></li> <li>YYY is package designator.</li> <li>Z is package quantity.</li> </ul>

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

(2) For fixed -1.2-V operation, tie FB to OUT.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range (unless otherwise noted).

		v	VALUE	
		MI	N MAX	UNIT
	IN pin to GND pin	-2	+0.3	V
	OUT pin to GND pin	-2	22 +0.3	V
	OUT pin to IN pin	-0.	.3 +22	V
	FB pin to GND pin	-	-2 +0.3	V
Voltage	FB pin to IN pin	-0.	.3 +22	V
	EN pin to IN pin	-0.	.3 +22	V
	EN pin to GND pin	-2	22 +22	V
	NR/SS pin to IN pin	-0.	.3 +22	V
	NR/SS pin to GND pin	-	-2 +0.3	V
Current	Peak output		Internally limite	d
Tamparatura	Operating virtual junction, T <sub>J</sub>	-4	0 +125	°C
Temperature	Storage, T <sub>stg</sub>	-6	65 +150	°C
Electroptatic discharge ration	Human body model (HBM)		1500	V
Electrostatic discharge rating	Charged device model (CDM)		500	V

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

#### **THERMAL INFORMATION**

		TPS7A3401	
	THERMAL METRIC <sup>(1)</sup>	DGN	UNITS
		8 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	55.09	
θ <sub>JC(top)</sub>	Junction-to-case(top) thermal resistance	8.47	
$\theta_{JB}$	Junction-to-board thermal resistance	—	°C/W
ΨJT	Junction-to-top characterization parameter	0.36	C/VV
$\Psi_{JB}$	Junction-to-board characterization parameter	14.6	
$\theta_{JC(bottom)}$	Junction-to-case(bottom) thermal resistance	_	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

SBVS163-JUNE 2011

www.ti.com

## ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

At  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $|V_{IN}| = |V_{OUT(NOM)}| + 1.0$  V or  $|V_{IN}| = 3.0$  V (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1$  mA,  $C_{IN} = 2.2$  µF,  $C_{OUT} = 2.2$  µF, and the FB pin tied to OUT, unless otherwise noted.

			Т			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range		-20.0		-3.0	V
V <sub>REF</sub>	Internal reference	$T_J = +25^{\circ}C, V_{FB} = V_{REF}$	-1.202	-1.184	-1.166	V
	Output voltage range <sup>(2)</sup>	V <sub>IN</sub>   ≥  V <sub>OUT(NOM)</sub>   + 1.0 V	-18.0		$V_{REF}$	V
V <sub>OUT</sub>	Nominal accuracy	$T_{J} = +25^{\circ}C,  V_{IN}  =  V_{OUT(NOM)}  + 0.5 V$	-1.5		+1.5	%V <sub>OUT</sub>
•001	Overall accuracy	$ V_{OUT(NOM)} $ + 1.0 V ≤ $ V_{IN} $ ≤ 20 V 1 mA ≤ $I_{OUT}$ ≤ 200 mA	-2.5		+2.5	%V <sub>OUT</sub>
$\left \frac{\Delta V_{OUT}(\Delta V_{IN})}{V_{OUT(NOM)}}\right $	Line regulation	$T_J = +25^{\circ}C,  V_{OUT(NOM)}  + 1.0 V \le  V_{IN}  \le 20 V$		0.14		%V <sub>OUT</sub>
$\frac{\Delta V_{OUT}(\Delta I_{OUT})}{V_{OUT(NOM)}}$	Load regulation	$T_J = +25^{\circ}C$ , 1 mA $\leq I_{OUT} \leq 200$ mA		0.04		%V <sub>OUT</sub>
	Dropout veltage	$V_{IN} = 95\% V_{OUT(NOM)}, I_{OUT} = 100 \text{ mA}$		216		mV
V <sub>DO</sub>	Dropout voltage	$V_{IN} = 95\% V_{OUT(NOM)}, I_{OUT} = 200 \text{ mA}$		500	800	mV
I <sub>LIM</sub>	Current limit	V <sub>OUT</sub> = 90% V <sub>OUT(NOM)</sub>	200	330	500	mA
	Ground current	I <sub>OUT</sub> = 0 mA		55	100	μA
I <sub>GND</sub>	Ground current	I <sub>OUT</sub> = 100 mA		950		μA
II <sub>SHDN</sub> S	Chutdown ownahy ourroat	V <sub>EN</sub> = +0.4 V		1.0	5.0	μA
	Shutdown supply current	V <sub>EN</sub> = -0.4 V		1.0	5.0	μA
l <sub>FB</sub>	Feedback current <sup>(3)</sup>			14	100	nA
		$V_{EN} =  V_{IN}  =  V_{OUT(NOM)}  + 1.0 V$		0.48	1.0	μA
I <sub>EN</sub>	Enable current	$V_{IN} = V_{EN} = -20 \text{ V}$		0.51	1.0	μA
		V <sub>IN</sub> = -20 V, V <sub>EN</sub> = +15 V		0.50	1.0	μA
V	Desitive enable high level veltage	$T_J = -40^{\circ}C$ to $+125^{\circ}C$	+2.0		+15	V
V <sub>+EN_HI</sub>	Positive enable high-level voltage	$T_J = -40^{\circ}C$ to $+85^{\circ}C$	+1.8		+15	
V <sub>+EN_LO</sub>	Positive enable low- level voltage		0		+0.4	V
V_EN_HI	Negative enable high-level voltage		V <sub>IN</sub>		-2.0	V
V_EN_LO	Negative enable low- level voltage		-0.4		0	V
V <sub>NOISE</sub>	Output noise voltage	$V_{\text{IN}}$ = –3 V, $V_{\text{OUT(NOM)}}$ = $V_{\text{REF}},$ $C_{\text{OUT}}$ = 10 $\mu\text{F},$ BW = 10 Hz to 100 kHz		80		$\mu V_{RMS}$
PSRR	Power-supply rejection ratio	$\label{eq:VIN} \begin{array}{l} V_{IN}=-6.2 \ V, \ V_{OUT(NOM)}=-5 \ V, \\ C_{OUT}=10 \ \mu F, \ f=1 \ kHz \end{array}$		50		dB
т		Shutdown, temperature increasing		+170		°C
T <sub>SD</sub>	Thermal shutdown temperature	Reset, temperature decreasing		+150		°C
TJ	Operating junction temperature range		-40		+125	°C

(1) At operating conditions,  $V_{IN} \le 0 V$ ,  $V_{OUT(NOM)} \le V_{REF} \le 0 V$ . At regulation,  $V_{IN} \le V_{OUT(NOM)} - |V_{DO}|$ .  $I_{OUT} > 0$  flows from OUT to IN. (2) To ensure stability at no load conditions, a current from the feedback resistive network equal to or greater than 5  $\mu$ A is required. (3)  $I_{FB} > 0$  flows into the device.

TEXAS INSTRUMENTS

www.ti.com

SBVS163-JUNE 2011

## **DEVICE INFORMATION**

## FUNCTIONAL BLOCK DIAGRAM



## **TYPICAL APPLICATION CIRCUIT**



## Maximize PSRR Performance and Minimize RMS Noise

## **PIN CONFIGURATION**

DGN PACKAGE MSOP-8 (TOP VIEW)



## **PIN DESCRIPTIONS**

PIN		
NO.	NAME	DESCRIPTION
1	OUT	Regulator output. A capacitor $\ge$ 10 µF must be tied from this pin to ground to assure stability.
2	FB	This pin is the input to the control-loop error amplifier. It is used to set the output voltage of the device.
3, 4, 6, 7	GND	Ground
5	EN	This pin turns the regulator on or off. If $V_{EN} \ge V_{+EN\_HI}$ or $V_{EN} \le V_{-EN\_HI}$ , the regulator is enabled. If $V_{+EN\_LO} \ge V_{EN} \ge V_{-EN\_LO}$ , the regulator is disabled. The EN pin can be connected to IN, if not used. $ V_{EN}  \le  V_{IN} $ .
8	IN	Input supply
PowerPAD		Must either be left open or tied to GND. Solder to printed circuit board (PCB) plane to enhance thermal performance.





## **TYPICAL CHARACTERISTICS**

At  $T_J = -40^{\circ}$ C to +125°C,  $|V_{IN}| = |V_{OUT(NOM)}|$  + 1.0 V or  $|V_{IN}| = 3.0$  V (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1$  mA,  $C_{IN} = 2.2 \ \mu$ F,  $C_{OUT} = 2.2 \ \mu$ F, and the FB pin tied to OUT, unless otherwise noted.

1200





#### Figure 2.

**GROUND CURRENT vs INPUT VOLTAGE** 

**GROUND CURRENT vs INPUT VOLTAGE** 



















SBVS163-JUNE 2011



## **TYPICAL CHARACTERISTICS (continued)**

At  $T_J = -40^{\circ}$ C to  $+125^{\circ}$ C,  $|V_{IN}| = |V_{OUT(NOM)}| + 1.0$  V or  $|V_{IN}| = 3.0$  V (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1$  mA,  $C_{IN} = 2.2 \ \mu$ F,  $C_{OUT} = 2.2 \ \mu$ F, and the FB pin tied to OUT, unless otherwise noted.





SHUTDOWN CURRENT vs INPUT VOLTAGE



**DROPOUT VOLTAGE vs OUTPUT CURRENT** 



**DROPOUT VOLTAGE vs TEMPERATURE** 





**CURRENT LIMIT vs TEMPERATURE** 



0



**Texas** NSTRUMENTS

www.ti.com

+125°C

+105°C

+85°C

+25°C

-40°C

0

+125°C

+105°C

+85°C

- +25°C

 $-40^{\circ}C$ 

160 180 200

140

-5





TPS7A3401

#### www.ti.com

#### GENERAL DESCRIPTION

The TPS7A3401 belongs to a new generation of linear regulators that use an innovative bipolar process to achieve low noise and high PSRR levels at a wide input voltage range. These features, combined with a high thermal performance MSOP-8 with PowerPAD package, make this device ideal for analog applications.

## ADJUSTABLE OPERATION

The TPS7A3001 has an output voltage range of -1.184 V to -17 V. The nominal output voltage of the device is set by two external resistors, as shown in Figure 18.



Figure 18. Adjustable Operation for Maximum AC Performance

 $R_1$  and  $R_2$  can be calculated for any output voltage range using the formula shown in Equation 1. To ensure stability under no load conditions, this resistive network must provide a current equal to or greater than 5  $\mu$ A.

$$R_1 = R_2 \left( \frac{V_{OUT}}{V_{REF}} - 1 \right), \text{ where } \frac{V_{OUT}}{R_1 + R_2} \ge 5 \ \mu A \tag{1}$$

If greater voltage accuracy is required, take into account the output voltage offset contributions because of the feedback pin current and use 0.1% tolerance resistors.

### **ENABLE PIN OPERATION**

The TPS7A3401 provides a dual polarity enable pin (EN) that turns on the regulator when  $|V_{EN}| > 2.0$  V, whether the voltage is positive or negative, as shown in Figure 19.

This functionality allows for different system power management topologies:

THEORY OF OPERATION

- Connecting the EN pin directly to a negative voltage, such as V<sub>IN</sub>, or
- Connecting the EN pin directly to a positive voltage, such as the output of digital logic circuitry.



Figure 19. Enable Pin Positive/Negative Threshold

## CAPACITOR RECOMMENDATIONS

Low equivalent series resistance (ESR) capacitors should be used for the input, output, noise reduction, and bypass capacitors. Ceramic capacitors with X7R and X5R dielectrics are preferred. These dielectrics offer more stable characteristics. Ceramic X7R capacitors offer improved over-temperature performance, while ceramic X5R capacitors are more cost-effective and are available in higher values.

Note that high ESR capacitors may degrade PSRR.

#### INPUT AND OUTPUT CAPACITOR REQUIREMENTS

The TPS7A3401 negative, high-voltage linear regulator achieves stability with a minimum input and output capacitance of 2.2  $\mu$ F.

#### TRANSIENT RESPONSE

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response.



## **APPLICATION INFORMATION**

### POWER FOR PRECISION ANALOG

One of the primary TPS7A3401 applications is to provide low-noise voltage rails to analog circuitry in order to improve system accuracy and precision.

The TPS7A3401 negative high-voltage linear regulator provides a low-noise voltage rail to analog circuitry, such as operational amplifiers, ADCs, and DACs.

Because of the low noise levels at high voltages, analog circuitry with high-voltage input supplies can be used. This characteristic allows for analog solutions to optimize the voltage range, thereby maximizing system accuracy.

### POST DC/DC CONVERTER FILTERING

Most of the time, the voltage rails available in a system do not match the voltage specifications demanded by one or more of its circuits; these rails must be stepped up or down, depending on specific voltage requirements.

DC/DC converters are generally the preferred solution to step up or down a voltage rail when current consumption is not negligible. They offer high efficiency with minimum heat generation, but they have one primary disadvantage: they introduce a high-frequency component, and the associated harmonics, on top of the dc output signal.

This high-frequency component, if not filtered properly, degrades analog circuitry performance, reducing overall system accuracy and precision.

The TPS7A3401 offers a wide-bandwidth, high power-supply rejection ratio (PSRR). It is highly recommended to use the maximum performance schematic shown in Figure 18. Also, verify that the fundamental frequency (and its first harmonic, if possible) is within the bandwidth of the regulator PSRR, shown in Figure 15.



## LAYOUT

**TPS7A3401** 

## PACKAGE MOUNTING

Solder pad footprint recommendations for the TPS7A3401 are available at the end of this product datasheet and at www.ti.com.

#### BOARD LAYOUT RECOMMENDATIONS TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for IN and OUT, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should connect directly to the GND pin of the device.

Equivalent series inductance (ESL) and equivalent series resistance (ESR) must be minimized in order to maximize performance and ensure stability. Every capacitor ( $C_{IN}$ ,  $C_{OUT}$ ,  $C_{BYP}$ ) must be placed as close as possible to the device and on the same side of the printed circuit board (PCB) as the regulator itself.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces is strongly discouraged because they may impact system performance negatively and even cause instability.

If possible, and to ensure the maximum performance denoted in this product data sheet, use the same layout pattern used for the TPS7A30 evaluation board, available at www.ti.com.

#### THERMAL PROTECTION

Thermal protection disables the output when the junction temperature rises to approximately +170°C, allowing the device to cool. When the junction temperature cools to approximately +150°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to a maximum of +125°C. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A3401 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS7A3401 into thermal shutdown degrades device reliability.

## POWER DISSIPATION

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation  $(P_D)$  is equal to the product of the output current times the voltage drop across the output pass element, as shown in Equation 2:

$$P_{\rm D} = (V_{\rm IN} - V_{\rm OUT}) I_{\rm OUT}$$
<sup>(2)</sup>

## SUGGESTED LAYOUT AND SCHEMATIC

Layout is a critical part of good power-supply design. There are several signal paths that conduct fast-changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power-supply performance. To help eliminate these problems, the IN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with an X5R or X7R dielectric.

The GND pin should be tied directly to the PowerPAD under the IC. The PowerPAD should be connected to any internal PCB ground planes using multiple vias directly under the IC.



## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS7A3401DGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS7A3401DGNT	ACTIVE	MSOP- PowerPAD	DGN	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A3401DGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS7A3401DGNT	MSOP- Power PAD	DGN	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

6-Jul-2011



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A3401DGNR	MSOP-PowerPAD	DGN	8	2500	346.0	346.0	29.0
TPS7A3401DGNT	MSOP-PowerPAD	DGN	8	250	190.5	212.7	31.8

DGN (S-PDSO-G8)

PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
   F. Falls within JEDEC MO-187 variation AA-T

PowerPAD is a trademark of Texas Instruments.



## DGN (S-PDSO-G8)

# PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE

## THERMAL INFORMATION

This PowerPAD  $^{M}$  package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.





4206323-2/H 05/11

NOTE: All linear dimensions are in millimeters

#### PowerPAD is a trademark of Texas Instruments



DGN (R-PDSO-G8)

## PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated