SLVS710-JANUARY 2007

# 6-CHANNEL POWER MGMT IC WITH TWO STEP-DOWN CONVERTERS AND 4 LOW-INPUT VOLTAGE LDOS

#### **FEATURES**

- Up To 95% Efficiency
- Output Current for DC/DC Converters:
  - TPS65050: 2 x 0.6 A
  - TPS65051: DCDC1 = 1 A; DCDC2 = 0.6 A
  - TPS65052: DCDC1 = 1 A; DCDC2 = 0.6 A
  - TPS65054: 2 x 0.6 A
  - TPS65056: DCDC1 = 1 A; DCDC2 = 0.6 A
- Output Voltages for DC/DC Converters
  - TPS65050: Externally Adjustable
  - TPS65051: Externally Adjustable
  - TPS65052: DCDC1 = Fixed at 3.3 V;
     DCDC2 = 1 V / 1.3 V for Samsung
     Application Processors
  - TPS65054: DCDC1 = Externally Adjustable;
     DCDC2 = 1.3 V / 1.05 V for OMAP™1710
     Processor
  - TPS65056: DCDC1 = Fixed at 3.3 V;
     DCDC2 = 1 V / 1.3 V for Samsung
     Application Processors
- V<sub>I</sub> Range for DC/DC Converters From 2.5 V to 6 V
- 2.25-MHz Fixed Frequency Operation
- Power Save Mode at Light Load Current
- 180° Out-of-Phase Operation
- Output Voltage Accuracy in PWM mode ±1%
- Low Ripple PFM Mode
- Total Typical 32-μA Quiescent Current for Both DC/DC Converters
- 100% Duty Cycle for Lowest Dropout
- Two General-Purpose 400-mA, High PSRR LDOs
- Two General-Purpose 200-mA, High PSRR LDOs
- V<sub>I</sub> range for LDOs from 1.5 V to 6.5 V
- Digital Voltage Selection for the LDOs
- Available in a 4 mm x 4 mm 32-Pin QFN Package

#### **APPLICATIONS**

- Cell Phones, Smart-Phones
- WLAN
- PDAs, Pocket PCs
- OMAP<sup>™</sup> and Low-Power TMS320<sup>™</sup> DSP Supply
- Samsung S3C24xx application processor Supply
- Portable Media Players

#### **DESCRIPTION**

The TPS6505x are integrated Power Management ICs for applications powered by one Li-Ion or Li-Polymer cell, which require multiple power rails. The TPS6505x provides two efficient, 2.25-MHz step-down converters targeted at providing the core voltage and I/O voltage in a processor based system. Both step-down converters enter a low power mode at light load for maximum efficiency across the widest possible range of load currents.

For low noise applications, the devices can be forced into fixed frequency PWM mode by pulling the MODE pin high. In the shutdown mode, the current consumption is reduced to less than 1  $\mu A$ . The devices allow the use of small inductors and capacitors to achieve a small solution size. TPS6505x provides an output current of up to 1 A on each DC/DC converter. The TPS6505x also integrate two 400-mA LDO and two 200-mA LDO voltage regulators, which can be turned on/off using separate enable pins on each LDO. Each LDO operates with an input voltage range between 1.5 V and 6.5 V allowing them to be supplied from one of the step-down converters or directly from the main battery.

Four digital input pins are used to set the output voltage of the LDOs from a set of 16 different combinations for LDO1 to LDO4 on TPS65050 and TPS65052. In TPS65051, TPS65054 and TPS65056, the LDO voltages are adjustable using external resistor dividers.

The TPS6505x come in a small 32-pin leadless package (4 mm x 4 mm QFN) with a 0.4 mm pitch.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OMAP, TMS320, PowerPAD are trademarks of Texas Instruments.







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION

T <sub>A</sub>	PART NUMBER	OPTION	OUTPUT CURRENT for DC/DC CONVERTERS	QFN <sup>(1)</sup> PACKAGE <sup>(2)</sup>	PACKAGE MARKING
	TPS65050	LDO voltages according to Table 1 DC/DC converters externally adjustable	2 x 600 mA		65050
	TPS65051	LDO voltages externally adjustable DC/DC converters externally adjustable	DCDC1 = 1 A DCDC2 = 600 mA		65051
-40°C to 85°C	TPS65052	LDO voltages according to Table 1 DCDC1 = 3.3 V; DCDC2 = 1 V / 1.3 V	DCDC1 = 1 A DCDC2 = 600 mA	RSM	65052
.5 2 .5 60 0	TPS65054	LDO voltages externally adjustable DCDC1 = externally adjustable DCDC2 = 1.3 V / 1.05 V	2 x 600 mA	1	65054
	TPS65056	LDO voltages externally adjustable DCDC1 = 3.3 V DCDC2 = 1.0 V / 1.3 V	DCDC1 = 1A DCDC2 = 600 mA		65056

<sup>(1)</sup> The RSM package is available in tape and reel. Add the R suffix (TPS65050RSMR) to order quantities per reel. Add the T suffix (TPS65050RSMT) to order quantities of 250 parts per reel.

#### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		UNITS
Vı	Input voltage range on all pins except AGND, PGND, and EN_LDO1 pins with respect to AGND	-0.3 V to 7 V
	Input voltage range on EN_LDO1 pins with respect to AGND	-0.3 V to V <sub>CC</sub> + 0.5 V
	Current at VINDCDC1/2, L1, PGND1, L2, PGND2	1800 mA
Ц	Current at all other pins	1000 mA
	Continuous total power dissipation	See the dissipation rating table
T <sub>A</sub>	Operating free-air temperature	-40°C to 85°C
T <sub>J</sub>	Maximum junction temperature	125°C
T <sub>stg</sub>	Storage temperature range	−65°C to 150°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATINGS**

PACKAGE	R <sub>θJA</sub> <sup>(1)</sup>	$\begin{array}{c} \textbf{POWER RATING} \\ \textbf{T}_{\textbf{A}} \leq \textbf{25}^{\circ}\textbf{C} \end{array}$	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	POWER RATING T <sub>A</sub> = 70°C	POWER RATING T <sub>A</sub> = 85°C
RSM	58 K/W	1.7 W	17 mW/K	0.95 W	0.68 W

<sup>(1)</sup> The thermal resistance junction to case of the RSM package is 4 K/W measured on a high K board

# **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VI	Input voltage range for step-down converters, VINDCDC1/2	2.5		6	V
V	Output voltage range for step-down converter, VDCDC1	0.6		VINDCDC1/2	V
Vo	Output voltage range for step-down converter, VDCDC2	0.6		VINDCDC1/2	V
VI	Input voltage range for LDOs, VINLDO1, VINLDO2, VINLDO3/4	1.5		6.5	V

<sup>(2)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.



# **RECOMMENDED OPERATING CONDITIONS (continued)**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Vo	Output voltage range for LDO1 and LDO2	1		VINLDO1, VINLDO2	V
	Output voltage range for LDO3 and LDO4	1		VINLDO3/4	V
	Output current at L1 (DCDC1) for TPS65051, TPS65052			1000	mA
	Output current at L1 (DCDC1) for TPS65050, TPS65054			600	mA
Io	Output current at L1 (DCDC2)			600	mA
	Output current at VLDO1, VLDO2			400	mA
	Output current at VLDO3, VLDO4			200	mA
	Inductor at L1, L2 <sup>(1)</sup>	1.5	2.2		μН
0	Output capacitor at VDCDC1, VDCDC2 <sup>(2)</sup>	10	22		μF
Co	Output capacitor at VLDO1, VLDO2, VLDO3, VLDO4 <sup>(2)</sup>	2.2			μF
	Input capacitor at VCC <sup>(2)</sup>	1			μF
Cı	Input capacitor at VINLDO1/2 <sup>(2)</sup>	2.2			μF
	Input capacitor at VINLDO3/4 <sup>(2)</sup>	2.2			μF
T <sub>A</sub>	Operating ambient temperature range	-40		85	°C
T <sub>J</sub>	Operating junction temperature range	-40		125	°C
	Resistor from battery voltage to V <sub>CC</sub> used for filtering <sup>(3)</sup>		1	10	Ω

<sup>(1)</sup> See the Application Information section of this data sheet for more details.

# **ELECTRICAL CHARACTERISTICS**

 $V_{CC} = VINDCDC1/2 = 3.6 \text{ V}, \text{ EN} = V_{CC}, \text{ MODE} = \text{GND}, \text{ L} = 2.2 \text{ } \mu\text{H}, \text{ C}_{O} = 10 \text{ } \mu\text{F}. \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}, \text{ typical values are at T}_{A} = 25^{\circ}\text{C} \text{ (unless otherwise noted)}.$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT					
VI	Input voltage range at VINDCDC1/2		2.5		6	V
		One converter, $I_O = 0$ mA. PFM mode enabled (Mode = GND) device not switching, EN_DCDC1 = $V_I$ OR EN_DCDC2 = $V_I$ ; EN_LDO1= EN_LDO2 = EN_LDO3/4 = GND		20	30	μΑ
$I_Q$	Operating quiescent current Total current into V <sub>CC</sub> , VINDCDC1/2, VINLDO1, VINLDO2, VINLDO3/4	Two converters, $I_O = 0$ mA PFM mode enabled (Mode = 0) device not switching, EN_DCDC1 = $V_I$ AND EN_DCDC2 = $V_I$ ; EN_LDO1 = EN_LDO2 = EN_LDO3/4 = GND		32	40	μΑ
		One converter, $I_O$ = 0 mA. PFM mode enabled (Mode = GND) device not switching, EN_DCDC1 = V <sub>I</sub> OR EN_DCDC2 = V <sub>I</sub> ; EN_LDO1 = EN_LDO2 = EN_LDO3 = EN_LDO4 = V <sub>I</sub>		180	250	μΑ
1	Operating guiescent current into V <sub>CC</sub>	One converter, $I_O = 0$ mA. Switching with no load (Mode = $V_I$ ), PWM operation EN_DCDC1 = $V_I$ OR EN_DCDC2 = $V_I$ ; EN_LDO1 = EN_LDO2 = EN_LDO3/4 = GND		0.85		mA
I <sub>Q</sub>	Operating quiescent current into v <sub>CC</sub>	Two converters, $I_O = 0$ mA Switching with no load (Mode = $V_I$ ), PWM operation EN_DCDC1 = $V_I$ AND EN_DCDC2 = $V_I$ ; EN_LDO1 = EN_LDO2 = EN_LDO3/4 = GND		1.25		mA
I <sub>(SD)</sub>	Shutdown current	EN_DCDC1 = EN_DCDC2 = GND EN_LDO1 = EN_LDO2 = EN_LDO3 = EN_LDO4 = GND		9	12	μΑ
V <sub>(UVLO)</sub>	Undervoltage lockout threshold for DCDC converters and LDOs	Voltage at V <sub>CC</sub>		1.8	2	V

<sup>(2)</sup> See the Application Information section of this data sheet for more details.

<sup>(3)</sup> Up to 2 mA can flow into V<sub>CC</sub> when both converters are running in PWM, this resistor causes the UVLO threshold to be shifted accordingly.



 $V_{CC} = VINDCDC1/2 = 3.6 \text{ V, EN} = V_{CC}, \text{ MODE} = \text{GND, L} = 2.2 \ \mu\text{H, C}_{O} = 10 \ \mu\text{F. T}_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C, typical values are at T}_{A} = 25^{\circ}\text{C (unless otherwise noted)}.$ 

PARAMETER			TEST CO	MIN	TYP	MAX	UNIT		
EN_DCD	C1, EN_DCDC2, DEFDCD	C2, DEFLDO	1, DEFLDO2, DEFLDO3, DE	FLDO4, EN_LDO1, EN_LDO	02, EN_LDO3, E	N_LDO4			
V <sub>IH</sub>	High-level input voltage	9	MODE/DATA, EN_DCDC DEFDCDC2, DEFLDO1, DEFLDO4, EN_LDO1, EI EN_LDO4	1.2		V <sub>CC</sub>	V		
V <sub>IL</sub>	Low-level input voltage	,	MODE/DATA, EN_DCDC DEFLDO2, DEFLDO3, D EN_LDO2, EN_LDO3, ER		0		0.4	V	
I <sub>IB</sub>	Input bias current		MODE/DATA = GND or \ MODE/DATA, EN_DCDC DEFDCDC2, DEFLDO1, DEFLDO4, EN_LDO1, EI EN_LDO4	DEFLDO2, DEFLDO3,		0.01	1	μА	
			TPS65051 and TPS6505 V_FB_LDOx = 1 V FB_LDO1, FB_LDO2, FB			100	nA		
POWER	SWITCH								
			DCDC1 VII			280	630		
Tage :	P channel MOSEET or	P-channel MOSFET on resistance		VINDCDC1/2 = 2.5 V		400		mΩ	
r <sub>DS(on)</sub>	r-channel WO31 E1 on resistance		DCDC2	VINDCDC1/2 = 3.6 V		280	630	11152	
			VINDCDC1/2 = 2.5 V			400			
l <sub>lkg</sub>	P-channel leakage curr	rent	$VDCDCx = V_{(DS)} = 6 V$				1	μΑ	
			DCDC1	VINDCDC1/2 = 3.6 V		220	450		
r	N-channel MOSFET or	n rocietanco	DCDC1	VINDCDC1/2 = 2.5 V		320		mΩ	
r <sub>DS(on)</sub>	N-Chamile MOSI ET OF	i resistance	DCDC2	VINDCDC1/2 = 3.6 V		220	450	mΩ	
			DODOZ	VINDCDC1/2 = 2.5 V		320			
$I_{lkg}$	N-channel leakage cur	rent	$VDCDCx = V_{(DS)} = 6 V$			7	10	μΑ	
	Forward Current Limit	DCDC1:	TPS65050 TPS65054	2.5 V ≤ VINDCDC1/2 ≤ 6	0.85	1	1.15	Α	
I <sub>(LIMF)</sub>	PMOS (High-Side) and NMOS (Low	DODGT.	TPS65051, TPS65052, TPS65056	V	1.19	1.4	1.65	Α	
	side)	DCDC2:	TPS65050 - TPS65056		0.85	1	1.15	Α	
	Thermal shutdown	•	Increasing junction temperature			150		°C	
	Thermal shutdown hys	teresis	Decreasing junction temp	perature		20		°C	
OSCILLA	ATOR		<del>- :</del>						
f <sub>SW</sub>	Oscillator frequency				2.025	2.25	2.475	MHz	




 $V_{CC} = VINDCDC1/2 = 3.6 \text{ V, EN} = V_{CC}, \text{ MODE} = \text{GND, L} = 2.2 \ \mu\text{H, C}_{O} = 10 \ \mu\text{F. T}_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C, typical values are at T}_{A} = 25^{\circ}\text{C (unless otherwise noted)}.$ 

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ОИТРИТ						· ·	
Vo	Output voltage range for DCDC1, DCDC2		externally adjustable versions	0.6		VINDCDC 1/2	V
V <sub>ref</sub>	Reference voltage		externally adjustable versions		600		mV
Vo	DC output voltage	DCDC1,	$ \begin{array}{l} \mbox{VINDCDC1/2} = 2.5 \mbox{ V to 6 V} \\ \mbox{0 mA} < \mbox{I}_{O} = < \mbox{I}_{O}(\mbox{max}) \\ \mbox{Mode} = \mbox{GND}, \mbox{PFM operation} \\ \end{array} $	-2%	0	2%	
<b>v</b> 0	accuracy	DCDC2 <sup>(1)</sup>	$ \begin{array}{l} \mbox{VINDCDC1/2} = 2.5 \mbox{ V to 6 V} \\ \mbox{0 mA} < \mbox{I}_{O} = < \mbox{I}_{O}(\mbox{max}) \\ \mbox{Mode} = \mbox{V}_{I}, \mbox{PWM operation} \end{array} $	-1%	0	1%	
$\Delta V_{O}$	Power save mode ripple voltage <sup>(2)</sup>		$I_O = 1$ mA, Mode = GND, $V_O = 1.3$ V, Bandwith = 20 MHz		25		$mV_{PP}$
t <sub>Start</sub>	Start-up time		time from active EN to Start switching		170		μs
t <sub>Ramp</sub>	VOUT Ramp up Time		time to ramp from 5% to 95% of V <sub>O</sub>		750		μs
	RESET delay time		Input voltage at threshold pin rising	80	100	120	ms
	PB-ONOFF debounce	time		26	32	38	ms
V <sub>OL</sub>	RESET, PB_OUT outp	ut low voltage	I <sub>OL</sub> = 1 mA, Vhysteresis < 1 V, Vthreshold < 1 V			0.2	V
I <sub>OL</sub>	RESET, PB OUT sink		, , , , , , , , , , , , , , , , , ,		1		mA
-OL	RESET, PB_OUT outp		After PB_IN has been pulled high once; Vthreshold > 1 V and Vhysteresis > 1 V, V <sub>OH</sub> = 6 V		10		nA
V <sub>th</sub>	Vthreshold, Vhysteresis	s threshold		0.98	1	1.02	V
	VLDO2, VLDO3 and VLDO	04 Low Dropou	t Regulators				
VI	Input voltage range for LDO3, LDO4	LDO1, LDO2,		1.5		6.5	٧
Vo	LDO1 output voltage range		TPS65050, TPS65052 only	1.2		3.3	V
LDO2 output voltage range			TPS65050, TPS65052 only	1.8		3.3	V
	LDO3 output voltage ra		TPS65050, TPS65052 only	1.1		3.3	V
	LDO4 output voltage ra		TPS65050, TPS65052 only	1.2		2.85	V
V <sub>(FB)</sub>	Feedback voltage for F FB_LDO2, FB_LDO3, a	B_LDO1,	TPS65051, TPS65054 and TPS65056 only		1		V
lo	Maximum output currer	nt for LDO1,		400			mA
	Maximum output currer	nt for LDO3,		200			mA
I <sub>(SC)</sub>	LDO1 short-circuit curr	ent limit	VLDO1 = GND			750	mA
	LDO2 short-circuit curr	ent limit	VLDO2 = GND			850	mA
	LDO3 and LDO4 short- limit	-circuit current	VLDO3 = GND, VLDO4 = GND			420	mA
	Dropout voltage at LDC	<b>D1</b>	I <sub>O</sub> = 400 mA, VINLDO = 3.4 V			400	mV
	Dropout voltage at LDC	02	I <sub>O</sub> = 400 mA, VINLDO = 1.8 V			280	mV
	Dropout voltage at LDC	D3, LDO4	I <sub>O</sub> = 200 mA, VINLDO = 1.8 V			280	mV
I <sub>lkg</sub>	Leakage current from \ VLDOx	/inLDOx to	LDO enabled, VINLDO = 6.5 V, $V_O$ = 1 V, at $T_A$ = 140°C		3		μΑ
Vo	Output voltage accurace LDO2, LDO3, LDO4	cy for LDO1,	I <sub>O</sub> = 10 mA	-2%		1%	
	Line regulation for LDC LDO3, LDO4	D1, LDO2,	$ \begin{array}{c} \mbox{VINLDO1,2} = \mbox{VLDO1,2} + 0.5 \mbox{ V (min. 2.5 V) to 6.5V,} \\ \mbox{VINLDO3,4} = \mbox{VLDO3,4} + 0.5 \mbox{ V (min. 2.5 V) to 6.5V,} \\ \mbox{I}_{O} = 10 \mbox{ mA} \end{array} $	-1%		1%	
	Load regulation for LD0 LDO3, LDO4	O1, LDO2,	I <sub>O</sub> = 0 mA to 400 mA for LDO1, LDO2 I <sub>O</sub> = 0 mA to 200 mA for LDO3, LDO4	-1%		1%	
	Regulation time for LD0 LD03, LD04	O1, LDO2,	Load change from 10% to 90%		10		μs
PSRR	Power supply rejection	ratio	f = 10 kHz; I <sub>O</sub> = 50 mA; V <sub>I</sub> = V <sub>O</sub> + 1 V		70		dB

<sup>(1)</sup> Output voltage specification does not include tolerance of external voltage programming resistors.

<sup>(2)</sup> In Power Save Mode, operation is typically entered at  $I_{PSM} = V_1 / 32 \Omega$ .






 $V_{CC} = VINDCDC1/2 = 3.6 \text{ V, EN} = V_{CC}, \text{ MODE} = \text{GND, L} = 2.2 \ \mu\text{H, C}_{O} = 10 \ \mu\text{F. T}_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C, typical values are at T}_{A} = 25^{\circ}\text{C (unless otherwise noted)}.$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>(DIS)</sub>	Internal discharge resistor at VLDO1, VLDO2, VLDO3, VLDO4	active when LDO is disabled		350		R
	Thermal shutdown	Increasing junction temperature		140		°C
	Thermal shutdown hysteresis	Decreasing junction temperature		20		°C



# **PIN ASSIGNMENTS**

#### RSM PACKAGE (TOP VIEW)



# **TERMINAL FUNCTIONS**

		TERMI	NAL			.,,_	
NAME	TPS65050	TPS65051	TPS65052	TPS65054	TPS65056	1/0	DESCRIPTION
V <sub>CC</sub>	3	3	3	3	3	I	Power supply for digital and analog circuitry of DCDC1, DCDC2 and LDOs. This pin must be connected to the same voltage supply as VINDCDC1/2.
FB_DCDC1	24	24	24	24	24	I	Input to adjust output voltage of converter 1 between 0.6 V and $\rm V_{l}$ . Connect external resistor divider between VOUT1, this pin, and GND.
MODE	32	32	32	32	32	ı	Select between Power Safe Mode and forced PWM Mode for DCDC1 and DCDC2. In Power Safe Mode, PFM is used at light loads, PWM for higher loads. If PIN is set to high level, forced PWM Mode is selected. If Pin has low level, then the device operates in Power Safe Mode.
VINDCDC1/2	21	21	21	21	21	I	Input voltage for VDCDC1 and VDCDC2 step-down converter. This must be connected to the same voltage supply as V <sub>CC</sub> .
VDCDC2	18	18	18	18	18	I	Feedback voltage sense input, connect directly to the output of converter 2.
DEFDCDC2	17	17	17	17	17	I	TPS65050 and TPS65051: Feedback pin for converter 2. Connect DEFDCDC2 to the center of the external resistor divider. TPS65052 and TPS65056: Select pin of converter 2 output voltage. High = 1.3 V, Low = 1 V TPS65054: Select pin of converter 2 output voltage. High = 1.05 V, Low = 1.3 V
L1	22	22	22	22	22	0	Switch pin of converter 1. Connected to Inductor .




# **TERMINAL FUNCTIONS (continued)**


		TERMI	NAL				
NAME	TPS65050	TPS65051	TPS65052	TPS65054	TPS65056	1/0	DESCRIPTION
PGND1	23	23	23	23	23	I	GND for converter 1
PGND2	19	19	19	19	19	I	GND for converter 2
AGND	2	2	2	2	2	I	Analog GND, connect to PGND and PowerPad™
L2	20	20	20	20	20	0	Switch Pin of converter 2. Connected to Inductor.
EN_DCDC1	25	25	25	25	25	I	Enable Input for converter 1, active high
EN_DCDC2	26	26	26	26	26	I	Enable Input for converter 2, active high
VINLDO1	29	29	29	29	29	I	Input voltage for LDO1
VINLDO2	4	4	4	4	4	I	Input voltage for LDO2
VINLDO3/4	11	11	11	11	11	I	Input voltage for LDO3 and LDO4
VLDO1	30	30	30	30	30	0	Output voltage of LDO1
VLDO2	5	5	5	5	5	0	Output voltage of LDO2
VLDO3	10	10	10	10	10	0	Output voltage of LDO3
VLDO4	12	12	12	12	12	0	Output voltage of LDO4
DEFLDO1	31		31			ı	Digital input, used to set the default output voltage of LDO1 to LDO4; LSB
FB1		31		31	31	I	Feedback input for the external voltage divider.
DEFLDO2	6		6			I	Digital input, used to set the default output voltage of LDO1 to LDO4.
FB2		6		6	6	I	Feedback input for the external voltage divider.
DEFLDO3	9		9			I	Digital input, used to set the default output voltage of LDO1 to LDO4.
FB3		9		9	9	I	Feedback input for the external voltage divider.
DEFLDO4	13		13			I	Digital input, used to set the default output voltage of LDO1 to LDO4; MSB
FB4		13		13	13	I	Feedback input for the external voltage divider.
EN_LDO1	27	27	27	27	27	ı	Enable input for LDO1. Logic high enables the LDO, logic low disables the LDO.
EN_LDO2	28	28	28	28	28	I	Enable input for LDO2. Logic high enables the LDO, logic low disables the LDO.
EN_LDO3	15	15	15	15	15	I	Enable input for LDO3. Logic high enables the LDO, logic low disables the LDO.
EN_LDO4	16	16	16	16	16	I	Enable input for LDO4. Logic high enables the LDO, logic low disables the LDO.
THRESHOLD		7	7	7	7	I	Reset input
PB_IN	7					I	Input for the pushbutton ON-OFF function
HYSTERESIS		8	8	8	8	I	Input for hysteresis on reset threshold
GND	8					-	Connect to GND
RESET		14	14	14	14	0	Open drain active low reset output, 100 ms reset delay time.
PB_OUT	14					0	Open drain output. Active low after the supply voltage (V <sub>CC</sub> ) exceeded the undervoltage lockout threshold. The pin can be toggled pulling PB_IN high.
BP	1	1	1	1	1	I	Input for bypass capacitor for internal reference.
PowerPAD™							Connect to GND




# **FUNCTIONAL BLOCK DIAGRAM**

























# **TYPICAL CHARACTERISTICS**


# **Table of Graphs**


		FIGURE
Efficiency converter 1	vs Output current	Figure 1
Efficiency converter 2	vs Output current	Figure 2
Efficiency converter 1	vs Output current	Figure 3
Efficiency converter 2	vs Output current	Figure 4
Output voltage ripple	PWM/PFM mode = low	Figure 5
Output voltage ripple	PWM mode = high	Figure 6
DCDC1 startup timing		Figure 7
LDO1 to LDO4 startup timing		Figure 8
DCDC1 load transient response	PWM mode = high	Figure 9
DCDC1 load transient response	PFM mode = low	Figure 10
DCDC2 load transient response	PWM mode = high	Figure 11
DCDC2 load transient response	PFM mode = low	Figure 12
DCDC1 line transient response		Figure 13
DCDC2 line transient response		Figure 14
LDO1 load transient response		Figure 15
LDO4 load transient response		Figure 16
LDO1 line transient response		Figure 17
Power supply rejection ratio	vs Frequency	Figure 18











# **EFFICIENCY** vs OUTPUT CURRENT




Figure 4.

#### **OUTPUT VOLTAGE RIPPLE PWM MODE = HIGH**




Figure 6.






Figure 7.




Figure 8.

#### **DCDC1 LOAD TRANSIENT RESPONSE**





Figure 9.

#### **DCDC1 LOAD TRANSIENT RESPONSE**



t – Time = 100  $\mu$ s/div Figure 10.



#### **DCDC2 LOAD TRANSIENT RESPONSE**




Figure 11.

#### **DCDC1 LINE TRANSIENT RESPONSE**




Figure 13.

#### **DCDC2 LOAD TRANSIENT RESPONSE**




Figure 12.

#### **DCDC2 LINE TRANSIENT RESPONSE**




Figure 14.



#### **LDO1 LOAD TRANSIENT RESPONSE**




Figure 15.

#### LDO4 LOAD TRANSIENT RESPONSE




Figure 16.

#### **LDO1 LINE TRANSIENT RESPONSE**




Figure 17.

# POWER SUPPLY REJECTION RATIO VS FREQUENCY




Figure 18.



#### **DETAILED DESCRIPTION**

# Operation

The TPS6505x include each two synchronous step-down converters. The converters operate with 2.25-MHz (typical) fixed frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents, the converters automatically enter Power Save Mode and operate with PFM (Pulse Frequency Modulation).

During PWM operation the converters use a unique fast response voltage mode controller scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch is turned on, and the inductor current ramps up until the current comparator trips, and the control logic turns off the switch. The current limit comparator turns off the switch if the current limit of the P-channel switch is exceeded. After the adaptive dead time, which prevents shoot through current, the N-channel MOSFET rectifier is turned on, and the inductor current ramps down. The next cycle is initiated by the clock signal turning off the N-channel rectifier, and turning on the on the P-channel switch.

The two DC/DC converters operate synchronized to each other, with converter 1 as the master. A 180° phase shift between converter 1 and converter 2 decreases the input RMS current. Therefore, smaller input capacitors can be used.

#### **DCDC1 Converter**

The converter 1 output voltage is set by an external resistor divider connected to FB\_DCDC1 pin for TPS65050, TPS65051 and TPS65054. For TPS65052, the output voltage is fixed to 3.3 V and this pin needs to be directly connected to the output. See the *Application Information* section for more details. The maximum output current on DCDC1 is 600 mA for TPS65050 and TPS65054. For TPS65051, TPS65052 and TPS65056, the maximum output current is 1 A.

#### **DCDC2** Converter

The VDCDC2 pin must be directly connected to the DCDC2 converter output voltage. The DCDC2 converter output voltage is selected via the DEFDCDC2 pin.

TPS65050 and TPS65051: The output voltage is set with an external resistor divider. Connect the DEFDCDC2 pin to the external resistor divider.

TPS65052, TPS65054 and TPS65056: The DEFDCDC2 pin can either be connected to GND, or to  $V_{CC}$ . The converter 2 output voltage defaults to:

Device	DEFDCDC2 = low	DEFDCDC2 = high		
TPS65052, TPS65056	1 V	1.3 V		
TPS65054	1.3 V	1.05 V		



#### **Power-Save Mode**

The Power Save Mode is enabled with the Mode pin set to 0. If the load current decreases, the converters enters Power Save Mode operation automatically. During Power Save Mode, the converters operate with reduced switching frequency in PFM mode, and with a minimum quiescent current to maintain high efficiency. The converter positions the output voltage 1% above the nominal output voltage. This voltage positioning feature minimizes voltage drops caused by a sudden load step.

To optimize the converter efficiency at light load, the average current is monitored. If in PWM mode, the inductor current remains below a certain threshold, then Power Save Mode is entered. The typical threshold is calculated according to Equation 1:

$$I_{(PFM\_enter)} = \frac{VINDCDC}{32 \Omega}$$
 (1)

A. Average output current threshold to enter PFM mode.

$$I_{(PSMDCDC\_leave)} = \frac{VINDCDC}{24 \Omega}$$
 (2)

A. Average output current threshold to leave PFM mode.

During the Power Save Mode, the output voltage is monitored with a comparator. As the output voltage falls below the skip comparator threshold (skip comp), the P-channel switch turns on, and the converter effectively delivers a constant current. If the load is below the delivered current, the output voltage rises until the skip comp threshold is crossed again, then all switching activity ceases, reducing the quiescent current to a minimum until the output voltage has dropped below the threshold. If the load current is greater than the delivered current, the output voltage falls until it crosses the skip comparator low (Skip Comp Low) threshold set to 1% below nominal  $V_0$ , then Power Save Mode is exited, and the converter returns to PWM mode

These control methods reduce the quiescent current to 12  $\mu$ A per converter, and the switching frequency to a minimum achieving the highest converter efficiency. The PFM mode operates with low output voltage ripple. The ripple depends on the comparator delay, and the size of the output capacitor; increasing capacitor values decreases the output ripple voltage.

The Power Save Mode can be disabled by driving the MODE pin high. In forced PWM mode, both converters operate with fixed frequency PWM mode regardless of the load.

### **Dynamic Voltage Positioning**

This feature reduces the voltage under/overshoots at load steps from light to heavy load and vice versa. It is activated in Power Save Mode operation when the converter runs in PFM Mode. It provides more headroom for both, the voltage drop at a load step and the voltage increase at a load throw-off. This improves load transient behavior.

At light loads, in which the converter operate in PFM Mode, the output voltage is regulated typically 1% higher than the nominal value. In the event of a load transient from light load to heavy load, the output voltage drops until it reaches the skip comparator low threshold set to -1% below the nominal value and enters PWM mode. During a release from heavy load to light load, the voltage overshoot is also minimized due to active regulation turning on the N-channel switch.




Figure 19. Dynamic Voltage Positioning



#### **Soft Start**

The two converters have an internal soft start circuit that limits the inrush current during start-up. During soft start, the output voltage ramp up is controlled as shown in Figure 20.




Figure 20. Soft Start

# 100% Duty Cycle Low Dropout Operation

The converters offer a low input to output voltage difference while still maintaining operation with the use of the 100% duty cycle mode. In this mode, the P-channel switch is constantly turned on. This is useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. (i.e. The minimum input voltage to maintain regulation depends on the load current and output voltage) and can be calculated as:

$$V_{I}(min) = V_{O}(max) + I_{O}(max) \times (r_{DS(on)}(max) + R_{L})$$
(3)

#### with:

- I<sub>O</sub> max = maximum output current plus inductor ripple current
- $r_{DS(on)}$  max = maximum P-channel switch  $r_{DS(on)}$ .
- R<sub>L</sub> = DC resistance of the inductor
- V<sub>O</sub> (max) = nominal output voltage plus maximum output voltage tolerance

#### **Undervoltage Lockout**

The undervoltage lockout circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery and disables all internal circuitry. The undervoltage lockout threshold, sensed at the  $V_{CC}$  pin is typically 1.8 V, max 2 V.

#### **Mode Selection**

The MODE pin allows mode selection between forced PWM Mode and power Safe Mode for both converters. Connecting this pin to GND enables the automatic PWM and power save mode operation. The converters operates in fixed frequency PWM mode at moderate to heavy loads and in the PFM mode during light loads, maintaining high efficiency over a wide load current range.



Pulling the MODE pin high forces both converters to operate constantly in the PWM mode even at light load currents. The advantage is the converters operate with a fixed frequency that allows simple filtering of the switching frequency for noise sensitive applications. In this mode, the efficiency is lower compared to the power save mode during light loads. For additional flexibility, it is possible to switch from power save mode to forced PWM mode during operation. This allows efficient power management by adjusting the operation of the converter to the specific system requirements.


#### **Enable**

To start up each converter independently, the device has a separate enable pin for each DC/DC converter and for each LDO. If EN\_DCDC1, EN\_DCDC2, EN\_LDO1, EN\_LDO2, EN\_LDO3, EN\_LDO4 are set to high, the corresponding converter starts up with soft start as previously described.

Pulling the enable pin low forces the device into shutdown, with a shutdown quiescent current as defined in the electrical characteristics. In this mode, the P and N-Channel MOSFETs are turned-off, the and the entire internal control circuitry is switched-off. If disabled, the outputs of the LDOs are pulled low by internal  $350\Omega$  resistors, actively discharging the output capacitor. For proper operation, the enable pins must be terminated and must not be left unconnected.

#### **RESET**

The TPS65051, TPS65052, TPS65054 and TPS65056 contain circuitry that can generate a reset pulse for a processor with a 100 ms delay time. The input voltage at a comparator is sensed at an input called threshold. When the voltage exceeds the threshold, the output goes high with a 100-ms delay time. A hysteresis can be defined with an external resistor connected to the hysteresis input. This circuitry is functional as soon as the supply voltage at  $V_{CC}$  exceeds the undervoltage lockout threshold. Therefore, the TPS6505x has a shutdown current (all DCDC converters and LDOs are off) of 9  $\mu$ A in order to supply bandgap and comparator.






Figure 21. RESET Pulse Circuit



# **Push-Button ON-OFF (PB-ON-OFF)**

The TPS65050 provides a PB-ON-OFF functionality instead of supervising a voltage with the threshold and hysteresis inputs. The output at PB\_OUT is held low after voltage is applied at  $V_{CC}$ . Only after the input at PB-IN is pulled high once, the output driver at PB\_OUT goes to its inactive state, driven high with its external pullup resistor. Further low-high pulses at PB-IN toggles the status of the PB\_OUT output, and can be used to shutdown and start the converter with a single push on a button by connecting the PB\_OUT output to the enable input of the converters.




Figure 22. Push-Button Circuit

#### **Short-Circuit Protection**

All outputs are short-circuit protected with a maximum output current as defined in the *Electrical Characteristics*.

#### **Thermal Shutdown**

As soon as the junction temperature,  $T_J$ , exceeds 150°C (typically) for the DC/DC converters, the device goes into thermal shutdown. In this mode, the P and N-Channel MOSFETs are turned-off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis again. A thermal shutdown for one of the DC/DC converters disables both converters simultaneously.

The thermal shutdown temperature for the LDOs are set to typically 140°C. Therefore, a LDO which may be used to power an external voltage never heats up the chip high enough to turn off the DC/DC converters. If one LDO exceeds the thermal shutdown temperature, all LDOs turns off simultaneously.



# **Low Dropout Voltage Regulators**

The low dropout voltage regulators are designed to operate well with small ceramic input and output capacitors. They operate with input voltages down to 1.5 V. The LDOs offer a maximum dropout voltage of 280 mV at rated output current. Each LDO supports a current limit feature. The LDOs are enabled by the EN\_LDO1, ENLDO2, EN\_LDO3 and EN\_LDO4 pin. In TPS65050 and TPS65052, the output voltage of the LDOs is set using 4 pins. The DEFLDO1 to DEFLDO4 pins can either be connected to GND or Vbat ( $V_{CC}$ ) to define a set of output voltages for LDO1 to LDO4 according to table 1. Connecting the DEFLDOx pins to a voltage different from GND or  $V_{CC}$  causes increased leakage current into  $V_{CC}$ . In TPS65051 and TPS65054, the output voltage of the LDOs is set using external resistor dividers.

TPS65050 and TPS65052 default voltage options adjustable with DEFLDO4...DEFLDO1 according to Table 1.

**Table 1. Default Options** 

	•											
DEFLDO1	DEFLDO2	DEFLDO3	DEFLDO4	VLDO1	VLDO2	VLDO3	VLDO4					
				400 mA LDO	400 mA LDO	200 mA LDO	200 mA LDO					
				1.8 V - 5.5 V Input	1.8 V - 5.5 V Input	1.5 V - 5.5 V Input	1.5 V - 5.5 V Input					
0	0	0	0	3.3 V	3.3 V	1.85 V	1.85 V					
0	0	0	1	3.3 V	3.3 V	1.5 V	1.5 V					
0	0	1	0	3.3 V	2.85 V	2.85 V	2.7 V					
0	0	1	1	3.3 V	2.85 V	2.85 V	2.5 V					
0	1	0	0	3.3 V	2.85 V	2.85 V	1.85 V					
0	1	0	1	3.3 V	2.85 V	1.85 V	1.85 V					
0	1	1	0	3.3 V	2.85 V	1.5 V	1.5 V					
0	1	1	1	3.3 V	2.85 V	1.5 V	1.3 V					
1	0	0	0	3.3 V	2.85 V	1.1 V	1.3 V					
1	0	0	1	2.85 V	2.85 V	1.85 V	1.85 V					
1	0	1	0	2.7 V	3.3 V	1.2 V	1.2 V					
1	0	1	1	2.5 V	3.3 V	1.5 V	1.5 V					
1	1	0	0	2.5 V	3.3 V	1.5 V	1.3 V					
1	1	0	1	1.85 V	1.85 V	1.35 V	1.35 V					
1	1	1	0	1.8 V	2.5 V	3.3 V	2.85 V					
1	1	1	1	1.2 V	1.8 V	1.1 V	1.3 V					



#### **APPLICATION INFORMATION**

### **Output Voltage Setting**

#### Converter 1 (DCDC1)

The output voltage of converter 1 can be set by an external resistor network. The output voltage can be calculated using Equation 4.

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{4}$$

with an internal reference voltage  $V_{\text{ref}},\,0.6\,\,\text{V}$  .

Setting the total resistance of R1 + R2 to less than 1 M $\Omega$  is recommended. The resistor network connects to the input of the feedback amplifier, therefore, requiring a small feedforward capacitor in parallel to R1. A typical value of 47 pF is sufficient.

# Converter 2 (DCDC2)

The output voltage of converter 2 can be selected as following:

- Adjustable output voltage defined with external resistor network on pin DEFDCDC2. This option is available for TPS65050 and TPS65051.
- Two default fixed output voltages selectable by pin DEFDCDC2, see Table 2. This option is available for TPS65052 and TPS65054.

ranio in personalità in cara di alpare romagno							
Converter 2	DEFDCDC2 = low	DEFDCDC2 = high					
TPS65050							
TPS65051							
TPS65052	1 V	1.3 V					
TPS65054	1.3 V	1.05 V					
TPS65056	1 V	1.3 V					

**Table 2. Default Fixed Output Voltages** 

The adjustable output voltage can be calculated similar to the DCDC1 converter. Setting the total resistance of R3 + R4 to less than 1  $M\Omega$  is recommended. Route the DEFDCDC2 line separate from noise sources, such as the inductor or the L2 line. The VDCDC2 line needs to be directly connected to the output capacitor. As the VDCDC2 line is the feedback to the internal amplifier, no feedforward capacitor at R3 is needed.

Using an external resistor divider at DEFDCDC2:




Figure 23. External Resistor Divider



 $V_{(DEFDCDC2)} = 0.6 V$ 

$$V_{O} = V_{(DEFDCDC2)} \times \frac{R3 + R4}{R4}$$
  $R3 = R4 \times \left(\frac{V_{O}}{V_{(DEFDCDC2)}}\right) - R4$  (5)

See Table 3 for typical resistor values:

**Table 3. Typical Resistor Values** 

OUTPUT VOLTAGE	R1	R2	NOMINAL VOLTAGE	Typical CFF
3.3 V	680 kΩ	150 kΩ	3.32 V	47 pF
3 V	510 kΩ	130 kΩ	2.95 V	47 pF
2.85 V	560 kΩ	150 kΩ	2.84 V	47 pF
2.5 V	510 kΩ	160 kΩ	2.51 V	47 pF
1.8 V	300 kΩ	150 kΩ	1.8 v	47 pF
1.6 V	200 kΩ	120 kΩ	1.6 V	47 pF
1.5 V	300 kΩ	200 kΩ	1.5 V	47 pF
1.2 V	330 kΩ	330 kΩ	1.2 V	47 pF

### **Output Filter Design (Inductor and Output Capacitor)**

#### **Inductor Selection**

The two converters operate with 2.2- $\mu$ H output inductor. Larger or smaller inductor values can be used to optimize the performance of the device for specific operation conditions. The selected inductor has to be rated for its dc resistance and saturation current. The dc resistance of the inductance directly influences the efficiency of the converter. Therefore, an inductor with lowest dc resistance should be selected for highest efficiency. The minimum inductor value is 1.5  $\mu$ H, but an output capacitor of 22  $\mu$ F minimum is needed in this case. For an output voltage above 2.8 V, an inductor value of 3.3  $\mu$ H minimum is recommended. Lower values result in an increased output voltage ripple in PFM mode.

Equation 6 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 6. This is recommended because during heavy load transient the inductor current rises above the calculated value.

$$\Delta I_{L} = V_{O} \times \frac{1 - \frac{V_{O}}{V_{I}}}{L \times f} \qquad I_{L}(max) = I_{O}(max) + \frac{\Delta I_{L}}{2}$$
(6)

#### with.

- f = Switching Frequency (2.25-MHz typical)
- L = Inductor Value
- Δ I<sub>I</sub> = Peak-to-peak inductor ripple current
- I<sub>1</sub> max = Maximum Inductor current

The highest inductor current occurs at maximum  $V_I$ . Open core inductors have a soft saturation characteristic, and they can normally handle higher inductor currents versus a comparable shielded inductor.

A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter. Consideration must be given to the difference in the core material from inductor to inductor which has an impact on the efficiency especially at high switching frequencies. See Table 4 and the typical applications for possible inductors.



Inductor Type	Inductor Value	Supplier
LPS3010	2.2 μΗ	Coilcraft
LPS3015	3.3 μΗ	Coilcraft
LPS4012	2.2 μΗ	Coilcraft
VLF4012	2.2 μΗ	TDK

#### **Output Capacitor Selection**

The advanced Fast Response voltage mode control scheme of the two converters allow the use of small ceramic capacitors with a value of  $22-\mu F$  (typical), without having large output voltage undershoots and overshoots during heavy load transients. Ceramic capacitors having low ESR values result in lowest output voltage ripple, and are recommended.

If ceramic output capacitors are used, the capacitor RMS ripple current rating always meets the application requirements. For completeness, the RMS ripple current is calculated as:

$$I_{(RMSCout)} = V_O \times \frac{1 - \frac{V_O}{V_I}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$
(7)

At nominal load current, the inductive converters operate in PWM mode, and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta V_{O} = V_{O} \times \frac{1 - \frac{V_{O}}{V_{I}}}{L \times f} \times \left(\frac{1}{8 \times C_{O} \times f} + ESR\right)$$
(8)

Where the highest output voltage ripple occurs at the highest input voltage V<sub>I</sub>.

At light load currents, the converters operate in Power Save Mode and the output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external capacitor. The typical output voltage ripple is less than 1% of the nominal output voltage.

#### **Input Capacitor Selection**

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. The converters need a ceramic input capacitor of 10  $\mu$ F. The input capacitor can be increased without any limit for better input voltage filtering.

**Table 5. Possible Capacitors** 

Capacitor Value	Capacitor Value Size		Туре
2.2 μF	0805	TDK C2012X5R0J226MT	Ceramic
2.2 μF	0805	Taiyo Yuden JMK212BJ226MG	Ceramic
10 μF	0805	Taiyo Yuden JMK212BJ106M	Ceramic
10 μF	0805	TDK C2012X5R0J106M	Ceramic
10 μF	0603	Taiyo Yuden JMK107BJ106MA	Ceramic



#### Low Drop Out Voltage Regulators (LDOs)

The output voltage of all 4 LDOs in TPS65051, TPS65054 and TPS65056 are set by an external resistor network. The output voltage is calculated using Equation 9:

$$V_{O} = V_{ref} \times \left(1 + \frac{R5}{R6}\right) \tag{9}$$

with an internal reference voltage, V<sub>ref</sub>, 1 V (typical)

Setting the total resistance of R5 + R6 to less than 1 M $\Omega$  is recommended. Typically, there is no feedforward capacitor needed at the voltage dividers for the LDOs.

Typical resistor values:

**Table 6. Typical Resistor Values** 

OUTPUT VOLTAGE	R5	R6	NOMINAL VOLTAGE
3.3 V	300 kΩ	130 kΩ	3.31 V
3 V	300 kΩ	150 kΩ	3 V
2.85 V	240 kΩ	130 kΩ	2.85 V
2.8 V	260 kΩ	200 kΩ	2.8 V
2.5 V	300 kΩ	200 kΩ	2.5 V
1.8 V	240 kΩ	300 kΩ	1.8 v
1.5 V	150 kΩ	300 kΩ	1.5 V
1.3 V	36 kΩ	120 kΩ	1.3 V
1.2 V	100 kΩ	510 kΩ	1.19 V
1.1 V	33 kΩ	330 kΩ	1.1 V

#### LAYOUT CONSIDERATIONS

#### **Application Circuits**

#### **PB-ONOFF** and Sequencing

The PB-ONOFF output can be used to enable one or several converters. After power up, the PB\_OUT pin is low, and pulls down the enable pins connected to PB\_OUT; EN\_DCDC1, and EN\_LDO1 in Figure 24. When PB\_IN is pulled to  $V_{CC}$  for longer than 32 ms, the PB\_OUT pin is turned off, hence the enable pins pulled high using a pull-up resistor to  $V_{CC}$ . This enables the DCDC1 converter and LDO1. The output voltage of DCDC1 ( $V_{OUT}$ 1) is used as the enable signal for DCDC2 and LDO2 to LDO4. LDO1 with its output voltage of 3.3 V and LDO2 for an output voltage of 2.5 V are powered from the battery ( $V_{(bat)}$ ) directly. To save power, the input voltage for the lower voltage rails at LDO3 and LDO4 are derived from the output of the step-down converters, keeping the voltage drop at the LDOs low to increase efficiency. As LDO3 and LDO4 are powered from the output of DCDC1, the total output current on  $V_{OUT}$ 1, LDO3 and LDO4 must not exceed the maximum rating of DCDC1.

Figure 25 shows the power up timing for this application.



# **LAYOUT CONSIDERATIONS (continued)**




Figure 24. PB\_ON/OFF Circuit



# LAYOUT CONSIDERATIONS (continued)




Figure 25. Power Up Timing

#### RESET

TPS65051, TPS65054 and TPS65056 contain a comparator that are used to supervise a voltage connected to an external voltage divider, and generate a reset signal if the voltage is lower than the threshold. The rising edge is delayed by 100 ms at the open drain RESET output. The values for the external resistors R3 to R5 are calculated as follows:

V<sub>L</sub> = lower voltage threshold

V<sub>H</sub> = higher voltage threshold

V<sub>REF</sub> = reference voltage (1 V)

#### Example:

- V<sub>L</sub> = 3.3 V
- V<sub>H</sub> = 3.4 V

Set R5 = 100 k $\Omega$ 

- $\rightarrow$  R3 + R4 = 240 k $\Omega$
- $\rightarrow$  R4 = 3.03 k $\Omega$
- $\rightarrow$  R3 = 237 k $\Omega$



# **LAYOUT CONSIDERATIONS (continued)**

R3 + R4 = R5 x 
$$\left(\frac{V_H}{V_{ref}} - 1\right)$$




Figure 26. RESET Circuit


# THERMAL PAD MECHANICAL DATA RSM (S-PQFP-N32)

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions



#### **LAND PATTERN**

# RSM (S-PQFP-N32)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- 7). This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.











# **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS65050RSMR	ACTIVE	QFN	RSM	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65050RSMRG4	ACTIVE	QFN	RSM	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65050RSMT	ACTIVE	QFN	RSM	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65050RSMTG4	ACTIVE	QFN	RSM	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65051RSMR	ACTIVE	QFN	RSM	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65051RSMRG4	ACTIVE	QFN	RSM	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65051RSMT	ACTIVE	QFN	RSM	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65051RSMTG4	ACTIVE	QFN	RSM	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65052RSMR	ACTIVE	QFN	RSM	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65052RSMRG4	ACTIVE	QFN	RSM	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65052RSMT	ACTIVE	QFN	RSM	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65052RSMTG4	ACTIVE	QFN	RSM	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65054RSMR	ACTIVE	QFN	RSM	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65054RSMRG4	ACTIVE	QFN	RSM	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65054RSMT	ACTIVE	QFN	RSM	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65054RSMTG4	ACTIVE	QFN	RSM	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65056RSMR	ACTIVE	QFN	RSM	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65056RSMRG4	ACTIVE	QFN	RSM	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65056RSMT	ACTIVE	QFN	RSM	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS65056RSMTG4	ACTIVE	QFN	RSM	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



#### PACKAGE OPTION ADDENDUM

16-Mar-2007

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





Carrier tape design is defined largely by the component lentgh, width, and thickness.

Ao =	Dimension	designed	to	accommodate	the	component	width.			
Bo =	Dimension	designed	to	accommodate	the	component	length.			
Ko =	Dímension	designed	to	accommodate	the	component	thickness.			
W = Overall width of the carrier tape.										
P = P	P = Pitch between successive cavity centers.									




# TAPE AND REEL INFORMATION



# **PACKAGE MATERIALS INFORMATION**

17-May-2007

Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65050RSMR	RSM	32	FRB	330	12	4.3	4.3	1.5	12	12	PKGORN T2TR-MS P
TPS65050RSMT	RSM	32	FRB	330	12	4.3	4.3	1.5	12	12	PKGORN T2TR-MS P
TPS65051RSMR	RSM	32	FRB	330	12	4.3	4.3	1.5	12	12	PKGORN T2TR-MS P
TPS65051RSMT	RSM	32	FRB	330	12	4.3	4.3	1.5	12	12	PKGORN T2TR-MS P
TPS65052RSMR	RSM	32	FRB	330	12	4.3	4.3	1.5	12	12	PKGORN T2TR-MS P
TPS65052RSMT	RSM	32	FRB	330	12	4.3	4.3	1.5	12	12	PKGORN T2TR-MS P
TPS65054RSMR	RSM	32	FRB	330	12	4.3	4.3	1.5	12	12	PKGORN T2TR-MS P
TPS65054RSMT	RSM	32	FRB	330	12	4.3	4.3	1.5	12	12	PKGORN T2TR-MS P
TPS65056RSMR	RSM	32	FRB	330	12	4.3	4.3	1.5	12	12	PKGORN T2TR-MS P
TPS65056RSMT	RSM	32	FRB	330	12	4.3	4.3	1.5	12	12	PKGORN T2TR-MS P









17-May-2007

# TAPE AND REEL BOX INFORMATION

Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
TPS65050RSMR	RSM	32	FRB	342.9	336.6	20.6
TPS65050RSMT	RSM	32	FRB	342.9	336.6	20.6
TPS65051RSMR	RSM	32	FRB	342.9	336.6	20.6
TPS65051RSMT	RSM	32	FRB	342.9	336.6	20.6
TPS65052RSMR	RSM	32	FRB	342.9	336.6	20.6
TPS65052RSMT	RSM	32	FRB	342.9	336.6	20.6
TPS65054RSMR	RSM	32	FRB	342.9	336.6	20.6
TPS65054RSMT	RSM	32	FRB	342.9	336.6	20.6
TPS65056RSMR	RSM	32	FRB	342.9	336.6	20.6
TPS65056RSMT	RSM	32	FRB	342.9	336.6	20.6





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.

    See the Product Data Sheet for details regarding the exposed thermal pad dimensions.




# THERMAL PAD MECHANICAL DATA RSM (S-PQFP-N32)

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless
Wireless		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated