

Sample &

Buv





SLVSC45B - AUGUST 2013 - REVISED SEPTEMBER 2015

Support &

Community

20

TPS65000-Q1 2.25-MHz Step-Down Converter With Dual LDOs and SVS

Technical

Documents

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 2: –40°C to +105°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C4B
- Step-Down Converters:
 - V_{IN} Range From 2.3 V to 6 V
 - Spread-Spectrum Clock (SSC) Generation for Reduced EMI
 - 2.25-MHz Fixed-Frequency Operation
 - 600-mA Output Current
- LDOs:
 - V_{IN} Range From 1.6 V to 6 V
 - Adjustable Output Voltage
 - Up to 300-mA Output Current
 - Separate Power Inputs and Enables
- 3-mm × 3-mm 16-Pin QFN

2 Applications

- Automotive
- Point-of-Load
- Embedded Processor Power
- Cell Phones, Smart Phones
- PDAs, Pocket PCs
- Portable Media Players

3 Description

Tools &

Software

The TPS65000-Q1 device is a single-chip powermanagement IC for portable applications. This device combines a single step-down converter with two lowdropout regulators. The step-down converter enters a low-power mode at light load for maximum efficiency across the widest possible range of load currents. For low-noise applications, the device can be forced into fixed-frequency PWM through a pin. The step-down converter allows the use of a small inductor and capacitors to achieve a small solution size. The stepdown converter has a power-good status output that can be used for sequencing. The LDOs can supply 300 mA, and can operate with an input voltage range from 1.6 V tp 6 V, thus allowing them to be supplied from the step-down converter or directly from the main battery. The step-down converter and the LDOs have separate voltage inputs and enables, thus allowing for design and sequencing flexibility.

The TPS65000-Q1 is available in a 16-pin leadless package (3-mm × 3-mm QFN).

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS65000-Q1	WQFN (16)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic



STRUMENTS

EXAS

Table of Contents

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics 5
	6.6	Switching Characteristics 7
	6.7	Typical Characteristics 7
7	Deta	ailed Description 10
	7.1	Overview 10
	7.2	Functional Block Diagram 10
	7.3	Feature Description 11

	7.4	Device Functional Modes	15
8	Арр	lication and Implementation	16
	8.1	Application Information	16
	8.2	Typical Application	16
9	Pow	er Supply Recommendations	20
10	Lay	out	20
	10.1	Layout Guidelines	20
	10.2	Layout Examples	20
11	Dev	ice and Documentation Support	21
	11.1	Device Support	21
	11.2	Documentation Support	21
	11.3	Community Resources	<mark>21</mark>
	11.4	Trademarks	<mark>21</mark>
	11.5	Electrostatic Discharge Caution	<mark>21</mark>
	11.6	Glossary	<mark>21</mark>
12		hanical, Packaging, and Orderable mation	21

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (October 2013) to Revision B

Ch	nanges from Revision A (October 2013) to Revision B	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
Ch	nanges from Original (August 2012) to Revision A	Page
•	Changed description for MODE pin in Pin Functions table	3
•	Deleted power dissipationrow of Absolute Maximum Ratings table	4
•	Changed DCDC to VDCDC in Co row of Recommended Operating Conditions	4
	Changed DCDC to VDCDC in STEP-DOWN CONVERTER OUTPUT VOLTAGE sectiion of Electrical Characteristics	_



5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DECODIDITION	
NAME	NO.	1/0	DESCRIPTION	
AGND	10	_	Analog ground – Star back to PGND as close to the IC as possible	
EN_DCDC	8	I	Enable DC-DC converter	
EN_LDO1	1	I	Enable LDO1	
EN_LDO2	2	I	Enable LDO2	
FB_DCDC	9	I	Voltage to DC-DC error amplifier	
FB_LDO1	11	I	Voltage to LDO1 error amplifier	
FB_LDO2	14	I	Voltage to LDO2 error amplifier	
MODE	7	I	Selects forced-PWM or PWM-to-PFM automatic-transition mode	
PG	3	0	Open-drain active-low power-good output	
PGND	4	—	Power ground – connected to the thermal pad	
SW	5	0	Switch pin – connect inductor here	
VINDCDC	6	I	Input voltage to DC-DC converter and all other control blocks	
VINLDO1	13	I	Input voltage to LDO1	
VINLDO2	16	I	Input voltage to LDO2	
VLDO1	12	0	LDO1 output voltage	
VLDO2	15	0	LDO2 output voltage	
EP			Exposed thermal pad	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input voltage	On all pins except AGND, PGND, EN_DCDC, VLDO1, VLDO2, FB_LDO1, FB_LDO2, FB_DCDC pins with respect to AGND	-0.3	7	V
	On EN_DCDC with respect to AGND	-0.3	V _{IN} + 0.3, ≤ 7	
Output voltage	On VLDO1, VLDO2, FB_LDO1, FB_LDO2, FB_DCDC	-0.3	3.6	V
	VINDCDC, SW, PGND,		1800	mA
Current	VINLDO1, VINLDO2, VLDO1, VLDO1, AGND		800	mA
	At all other pins		1	mA
Operating free-air terr	nperature, T _A	-40	105	°C
Maximum junction ter	nperature, T _J		150	°C
Storage temperature,	T _{stg}	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC	Q100-002 ⁽¹⁾	±2500	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per	Corner pins (1, 4, 5, 8, 9, 12, 13, and 16)	±2000	V
		AEC Q100-011	Other pins	±750	

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
L1	SW pin inductor	1.5	2.2	3.3	μH
CI	Input capacitor at VINDCDC	10			μF
CI	Input capacitor at VINLDO1, VINLDO2	2.2			μF
C	Output capacitor for VDCDC	10		22	μF
Co	Output capacitor for LDO1, LDO2	2.2			μF
	DC-DC converter output current			600	mA
lo	LDO1 output current			300	mA
	LDO2 output current			300	mA
T _A	Operating ambient temperature	-40		105	°C

6.4 Thermal Information

		TPS65000-Q1	
	THERMAL METRIC ⁽¹⁾	RTE (WQFN)	UNIT
		16 PINS	
$R_{\theta J A}$	Junction-to-ambient thermal resistance	46.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	56.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	19.2	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	1.1	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	19.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	5.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

Over full operating ambient temperature range, typical values are at $T_A = 25^{\circ}$ C. Unless otherwise noted, specifications apply for condition $V_{IN} = EN_LDOx = EN_DCDC = 3.6$ V. External components L = 2.2 µH, $C_{OUT} = 10$ µF, $C_{IN} = 4.7$ µF.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATI	ING VOLTAGE					
	Input voltage for VINDCDC of DC- DC converter		2.3		6	
V _{IN}	Input voltage for LDO1 (VINLDO1)	See ⁽¹⁾	1.6		6	V
	Input voltage for LDO2 (VINLDO2)	See ⁽¹⁾	1.6		6	
UVLO	Internal undervoltage lockout threshold	V _{CC} falling	1.72	1.77	1.82	V
UVLO	Internal undervoltage lockout hysteresis			160		mV
SUPPLY	CURRENT					
		MODE low, EN_DCDC high, EN_LDO1, EN_LDO2 low, $I_{OUT} = 0$ mA and no switching		23	32	
l _Q	Operating quiescent current	MODE low, EN_DCDC low, EN_LDO1, EN_LDO2 high, $I_{OUT} = 0$ mA $I_{OUT} = 0$ mA and no switching		50	57	μA
		EN_DCDC high, MODE high, EN_LDO1, EN_LDO2 low, I _{OUT} = 0 mA		4		mA
I _{SD}	Shutdown Current	EN_DCDC low EN_LDO1 and EN_LDO2 low		0.16	2.2	μA
DIGITAL	PINS (EN_DCDC, EN_LDO1, EN_LDO2	2, MODE, PG				
V _{IH}	High-level input voltage		1.2			V
V _{IL}	Low-level input voltage				0.4	V
V _{OL}	Low-level output voltage	\overline{PG} pins only, I _O = -100 µA			0.4	V
l _{ikg}	Input leakage current	MODE, EN_DCDC, EN_LDO1, EN_LDO2 tied to GND or VINDCDC		0.01	0.1	μA
OSCILLA	TOR					
f _{SW}	Oscillator frequency		1.722	2.25	2.847	MHz
STEP-DO	WN CONVERTER POWER SWITCH					
-	High-side MOSFET ON-resistance			240	480	mΩ
r _{DS(on)}	Low-side MOSFET ON-resistance	$VINDCDC = V_{GS} = 3.6 V$		185	380	m22
1-	DC output current	$2.3 \text{ V} \leq \text{VINDCDC} \leq 2.5 \text{ V}$			300	mA
lo		$2.5 V \le VINDCDC \le 6 V$			600	ШA
I _{LIMF}	Forward current limit, PMOS and NMOS	$2.3 V \leq VINDCDC \leq 6 V$	800	1000	1400	mA

(1) The design principle allows only VINDCDC to be the highest supply in the system. If separate input voltage supplies are used for the DC-DC converter and LDOs, then choose VINDCDC ≥ VINLDO1 and VINDCDC ≥ VINLDO2.

SLVSC45B - AUGUST 2013 - REVISED SEPTEMBER 2015

www.ti.com

STRUMENTS

EXAS

Electrical Characteristics (continued)

Over full operating ambient temperature range, typical values are at T_A = 25° C. Unless otherwise noted, specifications apply for condition $V_{IN} = EN_LDOx = EN_DCDC = 3.6 V$. External components L = 2.2 µH, $C_{OUT} = 10 \mu$ F, $C_{IN} = 4.7 \mu$ F.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STEP-DOV	VN CONVERTER POWER SWITCH (c	ontinued)				
Ŧ	Thermal shutdown	Increasing junction temperature		150		
T _{SD}	Thermal shutdown hysteresis	Decreasing junction temperature		30		°C
STEP-DOV	VN CONVERTER OUTPUT VOLTAGE				1	
VDCDC	Adjustable output voltage range, VDCDC		0.6	VIN	IDCDC	V
	FB_DCDC pin current				0.1	μA
V _{ref}	Internal reference voltage		0.594	0.6	0.606	V
	Output-voltage accuracy (PWM mode) ⁽²⁾	$MODE = high, 2.3 \le VINDCDC \le 6 V$	-1.5%	0%	1.5%	
VDCDC	Output-voltage accuracy (PFM mode) ⁽³⁾	MODE low +1% voltage positioning active		1%		
	Load regulation (PWM mode)	MODE high		0.5		%/A
R _{DIS}	Internal discharge resistance at SW	EN_DCDC low		450		Ω
LOW-DRO	POUT REGULATORS	•				
VI	Input voltage for LDOx (VINLDOx)		1.6		6	V
Vo	Adjustable output voltage, LDOx (VLDOx) ⁽⁴⁾		0.73	VINLDO	(– V _{DO}	V
lo	Continuous-pass FET current				300	mA
	Short-circuit current limit	2.3 V ≤ VINLDOx	340		700	mA
I _{SC}	Short-circuit current limit	VINLDOx < 2.3 V	210		700	mA
	FB_LDOx pin current				0.1	μA
	FB_LDOx voltage	Adjustable V _{OUT} mode only		0.5		V
V	Dropout voltage (5)	VINLDOx ≥ 2.3 V, $I_{OUT} = 250$ mA			370	mV
V _{DO}		VINLDOx < 2.3 V, I_{OUT} = 175 mA			370	mV
	Output voltage accuracy (6)	$I_{\rm O}$ = 1 mA to 300 mA, VINLDOx = 2.3 V–6 V, VLDOx = 1.2 V	-3.5%		3.5%	
		I_{O} = 1 mA to 175 mA, VINLDOx = 1.6 V–6 V, VLDOx = 1.2 V	-3.5%		3.5%	
	Load regulation	I_{O} = 1 mA to 300 mA, VINLDOx = 3.6 V VLDOx = 1.2 V	-1.5%		1.5%	
	Line regulation	VINLDOx = 1.6 V–6 V, VLDOx = 1.2 V at $I_0 = 1 \text{ mA}$	-0.5%		0.5%	
PSRR	Power-supply rejection ratio			40		dB
R _{DIS}	Internal discharge resistance at VLDOx	EN_LDOx low		450		Ω
T _{SD}	Thermal shutdown	Increasing temperature		150		°C
	Thermal shutdown hysteresis	Decreasing temperature		30		°C

For VINDCDC = VDCDC + 1 V (2)

(3) In PFM mode, the internal reference voltage is typically 1.01 \times V_{REF}.

(4)

Maximum output voltage VLDOx = 3.6 V. V_{DO} = VINLDOx - VLDOx, where VINLDOx = VLDOx(nom) - 100 mV (5)

(6) Output voltage specification does not include tolerance of external programming resistors.



6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
STEP-DOWN CONVERTER OUTPUT VOLTAGE								
t _{Start}	Start-up time	EN_DCDC to start of switching (10%)		250		μs		
t _{Ramp}	VDCDC ramp-up time	VDCDC ramp from 10% to 90%		250		μs		
LOW-DR	LOW-DROPOUT REGULATORS							
t _{RAMP}	VLDOx ramp time	VLDOx ramp from 10% to 90%		200		μs		

6.7 Typical Characteristics





Typical Characteristics (continued)





Typical Characteristics (continued)



TEXAS INSTRUMENTS

www.ti.com

7 Detailed Description

7.1 Overview

The TPS65000-Q1 device provides one step-down converter, two low dropout regulators, spread spectrum clock generation, and a supply voltage supervisor for the TPS65001 only. The device has an input voltage range of 2.3 V to 6.0 V and is characterized across a -40°C to +85°C range. This device is intended for (but not limited to) powering smart phones, embedded processors, and point-of-load devices.

The output voltage of the step-down converter can be selected through resistor networks on the output. To maximize efficiency, there are two modes of operation based on load conditions: PWM or PFM. By pulling the MODE pin high, forced PWM can be achieved. Pulling this pin low results in an automatic adjustment between PFM and PWM modes.

The two general-purpose low-dropout regulators each have their own separate enables and voltage inputs. The inputs can be tied to the output of the step-down converter or to a separate voltage source. Resistor networks are required on the output of the regulator to set the output voltage. Their wide voltage range allows for handling direct connections to a battery.

The switching frequency of the step-down converter is handled by the oscillator, with a typical frequency of 2.25 MHz. The spread spectrum clock (SSC) modulates this frequency when the device is in PWM mode. This additional circuit in the oscillator block reduces power that may cause EMI.

The TPS65000-Q1 device also provide a power good signal to monitor the condition of the DC-DC and both LDOs. The DC-DC and LDOs are only monitored if their enable signal is high. If all enabled resources are in regulation, the pin is pulled low. If one or more of the enabled resources are out of regulation, the pin is pulled in Hi-Z.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Step-Down Converter

The step-down converter is intended to allow maximum flexibility in the end equipment. The output voltage is user-selectable with a resistor network on the output. Figure 16 illustrates the necessary connections.



Figure 16. DC-DC Converter Block Diagram and Output Voltage Setting

The output voltage of the DC-DC converter is set by Equation 1:

$$V_{DCDC} = V_{FB_DCDC} \times \frac{(R_{DC1} + R_{DC2})}{R_{DC2}}$$

$$V_{DCDC} = 0.6V \times \frac{(R_{DC1} + R_{DC2})}{R_{DC2}}$$

(1)

The combined resistance of R_{DC1} and R_{DC2} should be less than 1 M Ω .

Fixed output voltages and additional current-limit options are also possible. Contact TI for further information.

The step-down converter has two modes of operation to maximize efficiency at different load conditions. At moderate to heavy load currents, the device operates in a fixed-frequency pulse-width modulation (PWM) mode that results in small output ripple and high efficiency. Pulling the MODE pin to a DC-high level results in PWM mode over the entire load range.

At light load currents, the device operates in a pulsed frequency-modulation (PFM) mode to improve efficiency. The transition to this mode occurs when the inductor current through the low-side FET becomes zero, indicating discontinuous conduction. PFM mode also results in the output voltage increasing by 1% from its nominally set value. This voltage positioning is intended to minimize both the voltage undershoot of a load step from light to heavy loads, as when a processor moves from sleep to active modes, and the voltage overshoot at load throw-off. Figure 17 shows the voltage positioning behavior for a light-to-heavy load step.



Feature Description (continued)



Figure 17. PFM Voltage Positioning

Pulling the MODE pin to DC ground results in an automatic transition between PFM and PWM modes to maximize efficiency.

The DC-DC converter output automatically discharges to ground through an internal 450- Ω load when EN_DCDC goes low or when the UVLO condition is met.

7.3.2 Soft Start

The step-down converter has an internal soft-start circuit that limits the inrush current during start-up. During soft start, the output voltage ramp-up is controlled as shown in Figure 18.



7.3.3 Linear Regulators

The two linear dropout regulators (LDOs) in the TPS65000-Q1 are designed to provide flexibility in system design. Each LDO has a separate voltage input and enable signal. The input can be tied to the output of the step-down converter or the output of another voltage source. Each LDO output discharges to ground automatically when EN_LDOx goes low.

A resistor network is needed to set the output voltage of the LDOs. Fixed-voltage output versions are also available; contact a TI sales representative for more information.



Feature Description (continued)

The LDOs are general-purpose devices that can handle inputs from 6 V down to 1.6 V, making them suitable for direct connection to the battery. Figure 19 illustrates the necessary connections for LDO1. The same architecture applies to LDO2.



Figure 19. LDO Block Diagram and Output Voltage Setting

The output voltages of the LDOs are set by Equation 2:

$$V_{LDO1} = V_{FB_LDO1} \times \frac{(R_{LDO1_1} + R_{LDO1_2})}{R_{LDO1_2}}$$

$$V_{LDO1} = 0.5V \text{ x} \frac{(R_{LDO1_1} + R_{LDO1_2})}{R_{LDO1_2}}$$

(2)

The combined resistance of R_{LDO1_1} and R_{LDO1_2} should be less than 1 M Ω .

7.3.4 Oscillator and Spread-Spectrum Clock Generation

The TPS65000-Q1 contains an internal oscillator running at a typical frequency of 2.25 MHz. This frequency is the fundamental switching frequency of the step-down converter when it is running in PWM mode. An additional circuit in the oscillator block implements spread-spectrum clocking, which modulates the main switching frequency when the device is in PWM mode. This spread-spectrum oscillation reduces the power that may cause EMI. When viewed in the frequency domain, the SSC spreads out the frequency that may introduce interference while simultaneously reducing the power. Because the frequency is continually shifting, the amount of time the switcher spends at any single frequency is reduced. This reduction in time means that the receiver that may see the interference has less time to integrate the interference.

Different spin versions of SSC settings are also feasible; contact a TI sales representative for more information.

Figure 20 and Figure 21 show the advantage of SSC with the frequency spectrum centering on the nominal frequency 2.25 MHz. The blue spectrum is the result of the spread change. As depicted in the figures, the harmonic spectrum is attenuated to 10 dB, compared to the same device without SSC.

TPS65000-Q1

SLVSC45B - AUGUST 2013 - REVISED SEPTEMBER 2015



www.ti.com

Feature Description (continued)



7.3.5 Power Good

The open-drain \overline{PG} output is used to indicate the condition of the step-down converter and each LDO. This is a combined output, with the outputs being compared when the appropriate enable signal is high. The pin is pulled low when all enabled outputs are greater than 90% of the target voltage, and it is pulled into Hi-Z when an enabled output is less than 90% of its intended value or when all the enable signals are pulled low.







TPS65000-Q1 SLVSC45B – AUGUST 2013 – REVISED SEPTEMBER 2015

7.4 Device Functional Modes

The step-down converter has two modes of operation to maximize efficiency:

- 1. PFM
 - For light loads
 - For automatic transition to between this mode and PWM mode automatically when MODE pin is pulled low over all load ranges
 - To increase in output voltage setting by 1%
 - For better accuracy
- 2. PWM
 - For moderate to heavy loads
 - For a small output ripple
 - For pulling MODE pin high to result in PWM mode over all load range

TEXAS INSTRUMENTS

www.ti.com

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

TI designed the TPS65000-Q1 to pair with various applications. For detailed information on using the TPS65000-Q1 with TMS32C2834x , see *High Integration, High Efficiency Power Solution for TMS32C2834x MCU* (SLDA039).

TI designed the TPS65001-Q1 to pair with various applications. For detailed information on using the TPS65001-Q1 with TMS320C5504 and TMS320C5505, see *Power for TMS320C5504/05* (SLVA401).

TI designed the TPS650001-Q1 and TPS650061-Q1 to pair with various applications. For detailed information on using the TPS650001-Q1 and TPS650061 with OMAP-L13x, see *Power for OMAP-L13x* (SLYT405).

8.2 Typical Application





8.2.1 Design Requirements

For this design example, use the parameters listed in Table 1.

Table 1. Design	Parameters
-----------------	------------

RESOURCES	VOLTAGE						
	TPS65000	TPS65001	TPS650061				
SW	3.3 V	1.2 V	1.2 V				
VLDO1	1.8 V	1.8 V	3.3 V				
VLDO2	2.8 V	2.8 V	1.8 V				



(3)

(4)

(5)

8.2.2 Detailed Design Procedure

8.2.2.1 Output Filter Design (Inductor and Output Capacitor)

8.2.2.1.1 Inductor Selection

The typical value for the converter inductor is 2.2- μ H output inductor. Larger or smaller inductor values in the range of 1.5 μ H to 3.3 μ H can optimize the performance of the device for specific operation conditions. The selected inductor must be rated for its DC resistance and saturation current. The DC resistance of the inductance influences the efficiency of the converter directly. An inductor with lowest DC resistance must be selected for highest efficiency. See *Choosing Inductors and Capacitors for DC-DC Converters* (SLVA157) for more information on inductor selection.

Equation 3 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 4. TI recommends this because during heavy load transient, the inductor current rises above the calculated value.

$$\Delta I_{L} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f}$$

where

- f = Switching Frequency (2.25-MHz typical)
- L = Inductor Value
- ΔI_L = Peak-to-peak Inductor Ripple Current

$$I_{Lmax} = I_{OUTmax} + \frac{\Delta I_{L}}{2}$$

where

I_{Lmax} = Maximum Inductor Current

The highest inductor current occurs at maximum V_{IN}.

Open-core inductors have a soft saturation characteristic and can usually handle higher inductor currents versus a comparable shielded inductor.

A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter. Consider that the core material from inductor to inductor differs and impacts the efficiency especially at high-switching frequencies.

The step down converter has internal loop compensation. TI designed the internal loop compensation to work with a certain output filter corner frequency calculated as in Equation 5:

$$f_{\rm C} = \frac{1}{2\pi \sqrt{L \times C_{\rm OUT}}}$$
 with L = 2.2 μ H, C_{OUT} = 10 μ F

The selection of external L-C filter must be coped with Equation 5. The product of $L \times C_{OUT}$ must be constant while selecting smaller inductor or increasing output capacitor value.

See Table 2 and the typical application for possible inductors.

Table 2. Inductors

INDUCTOR TYPE	INDUCTANCE µH	SUPPLIER	MAX DIMENSIONS (mm)
MIPS2520D2R2	2	FDK	2.5 × 2 × 1
MIPSA2520D2R2	2	FDK	2.5 × 2 × 1.2
KSLI-252010AG2R2	2.2	Htachi Metals	2.5 × 2 × 1
LQM2HPN2R2MJ0L	2.2	Murata	2.5 × 2 × 1.2
LPS15222	2.2	Coilcraft	3 × 3 × 1.5

Copyright © 2013–2015, Texas Instruments Incorporated

SLVSC45B - AUGUST 2013 - REVISED SEPTEMBER 2015



(7)

8.2.2.1.2 Output Capacitor Selection

The advanced fast response voltage mode control scheme of the converter allows the use of small ceramic capacitors with a typical value of 22 μ F, without having large output voltage under and overshoots during heavy load transients. TI recommends ceramic capacitors with low ESR values because they result in lowest output voltage ripple. See Table 3 for the TI-recommended components.

If ceramic output capacitors are used, the capacitor RMS ripple current rating always meets the application requirements. The RMS ripple current is calculated as in Equation 6:

$$I_{\text{RMSCout}} = V_{\text{OUT}} \times \frac{1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$
(6)

At nominal load current, the device operates in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor as calculated in Equation 7:

$$\Delta V_{OUT} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \left(\frac{1}{8 \times C_{OUT} \times f} + ESR\right)$$

١

Where the highest output voltage ripple occurs at the highest input voltage V_{IN}.

At light load currents, the converter operates in power save mode and the output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external capacitor. The typical output voltage ripple is less than 1% of the nominal output voltage.

The adjustable output voltage of the DC-DC converter is calculated by Equation 1 in the *Step-Down Converter*. To keep the external resistor divider network robust against noise, an external feed forward capacitor is required for optimum load transient response. The value of feed forward capacitor must be in the range between 22 pF and 33 pF provided the equivalent resistance of RDC1 || RDC2 in Equation 1 is approximately 300 k Ω . Scale change on RDC1||RDC2 would apply a scale change to the feed forward capacitor to keep the RC product a constant.

8.2.2.1.3 Input Capacitor Selection

Due to the DC-DC converter having a pulsating input current, a low-ESR input capacitor is required for best input voltage filtering, and minimizing the interference with other circuits caused by high-input voltage spikes (see Table 3). Place the input capacitor as close as possible to the VINDCDC pin with the clean GND connection. Do the same for the output capacitor and the inductor. The converters require a ceramic input capacitor of 10 μ F. The input capacitor can increase without any limit for better input voltage filtering.

CAPACITANCE	SUPPLIER, PART NUMBER	ТҮРЕ
22 µF	TDK C2012X5R0J226MT	Ceramic
22 µF	Taiyo Yuden JMK212BJ226MG	Ceramic
10 µF	Taiyo Yuden JMK212BJ106M	Ceramic
10 µF	TDK C2012X5R0J106M	Ceramic
10 µF	Murata GRM188R60J106M69D	Ceramic

Table 3. Capacitors

Copyright © 2013–2015, Texas Instruments Incorporated



8.2.3 Application Curves





9 Power Supply Recommendations

The device is designed to operate with an input voltage supply range from 1.6 V to 6.0 V. This input supply can be from a DC supply, or other externally regulated supply. If the input supply is located more than a few inches from the TPS65000-Q1, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 10 μ F is a typical choice.

10 Layout

10.1 Layout Guidelines

- The VINDCDC and VINLDOx pins must be bypassed to ground with a low-ESR ceramic bypass capacitor. TI
 recommends the typical bypass capacitance is 10 µF and 2.2 µF with a X5R dielectric.
- The optimum placement is closest to the VINDCDCx and VINLDOx pins of the device. Minimize the loop area formed by the bypass capacitor connection, the VINDCDC and VINLDO pins, and the thermal pad of the device.
- The thermal pad must be tied to the PCB ground plane with multiple vias.
- The traces of the VLDOx and VDCDCx pins (feedback pins) must be routed away from any potential noise source to avoid coupling.
- VODC output capacitance must be placed immediately at the VODC pin. Excessive distance between the capacitance and DCDCx pin may cause poor converter performance.
- AGND star back to PGND as close to IC as possible.
- DGND connect to the thermal pad

10.2 Layout Examples



Figure 30. Layout Recommendation



Figure 31. Bypass Capacitor and Via Placement Recommendation



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation, see the following:

- Choosing Inductors and Capacitors for DC/DC Converters, SLVA157
- High Integration, High Efficiency Power Solution for TMS32C2834x MCU, SLDA039
- Power for TMS320C5504/05, SLVA401
- Power for OMAP-L13x, SLYT405

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



17-Oct-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS65000TRTERQ1	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SJO	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

17-Oct-2014

OTHER QUALIFIED VERSIONS OF TPS65000-Q1 :

Catalog: TPS65000

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



1	All dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TPS65000TRTERQ1	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

18-Oct-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65000TRTERQ1	WQFN	RTE	16	3000	367.0	367.0	35.0

MECHANICAL DATA



- A. All linear almensions are in millimeters. Dimensioning and tolerancing per A B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.



RTE (S-PWQFN-N16) PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters



RTE (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated