

WLED DRIVER FOR NOTEBOOK DISPLAY

Check for Samples: TPS61180/1/2

FEATURES

- 5 V to 24 V Input Voltage
- Integrated 1.5 A 40 V MOSFET
- 1.0 MHz/1.3 MHz Switching Frequency
- Boost Output Auto-Adaptive to WLED Voltages
- Small External Components
- Integrated Loop Compensation
- Six Current Sink of 25 mA
- Up to 10 WLED in Series
- Less Than 3% Current Matching and Accuracy
- Up to 1000:1 PWM Brightness Dlmming Range
- Minimized Output Ripple Under PWM Dimming

- Driver for Input/Output Isolation PFET
- True Shutdown
- Over Voltage Protection
- WLED Open/Short Protection
- · Built-in Soft Start
- 16L 3 mm×3 mm QFN

APPLICATIONS

- Notebook LCD Display Backlight
- UMPC LCD Display Backlight
- Backlight for Media Form Factor LCD display

DESCRIPTION

The TPS61180/1/2 ICs provide highly integrated solutions for media size LCD backlight. These devices have a built-in high efficiency boost regulator with integrated 1.5A/40V power MOSFET. The six current sink regulators provide high precision current regulation and matching. In total, the device can support up to 60 WLED. In addition, the boost output automatically adjusts its voltage to the WLED forward voltage to improve efficiency.

The devices support pulse width modulation (PWM) brightness dimming. During dimming, the WLED current is turned on/off at the duty cycle and frequency determined by the PWM signal input on the DCRTL pin. One potential issue of PWM dimming is audible noises from the output ceramic capacitors. The TPS61180/1/2 family is designed to minimize this output AC ripple across a wide dimming duty cycle and frequency range; therefore, reducing the audible noise.

The TPS61180/1/2 ICs provide a driver output for an external PFET connected between the input and inductor. During short circuit or over-current conditions, the ICs turn off the external PFET and disconnect the battery from the WLEDs. The PFET is also turned off during IC shutdown (true shutdown) to prevent any leakage current of the battery. The device also integrates over-voltage protection, soft-start and thermal shutdown.

The TPS61180 IC requires external 3.3V IC supply, while TPS61181 and TPS61182 ICs have a built-in linear regulator for the IC supply. All the devices are in a 3x3 mm QFN package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.




Figure 1. TPS61181/2 TYPICAL APPLICATION


ORDERING INFORMATION(1)

PACKAGE	IC SUPPLY	IC SUPPLY SWITCHING FREQUENCY (TYP)	
TPS61180RTE	External 3.3 V	1.0 MHz	CCG
TPS61181RTE	Built-in LDO	1.0 MHz	CCH
TPS61182RTE	Built-in LDO	1.3 MHz	CCI

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



PINOUT




TERMINAL FUNCTIONS

TERM	ERMINAL I/O		DESCRIPTION						
NO.	NAME								
1	PGND	I	Power ground of the IC. Internally, it connects to the source of the PWM switch.						
2	SW	I	This pin connects to the drain of the internal PWM switch, external Schottky diode and inductor.						
3	V_{BAT}	1	This pin is connected to the battery supply. It provides the pull-up voltage for the Fault pin and battery voltage signal. For TPS61181/2, this is also the input to the internal LDO.						
4	V_{O}	0	This pin monitors the output of the boost regulator. Connect this pin to the anode of the WLED strings.						
5	ISET	I	The resistor on this pin programs the WLED output current.						
6	Cin	I	Supply voltage of the IC. For TPS61181/2, it is the output of the internal LDO. Connect 0.1 µF bypass capacitor to this pin. For TPS61180, connect an external 3.3 V supply to power the IC.						
7, 8, 9 12, 13, 14	IFB1-IFB3 IFB4-IFB6	I	Current sink regulation inputs. They are connected to the cathode of WLEDs. The PWM loop regulates the lowest V_{IFB} to 400 mV. Each channel is limited to 25 mA current.						
10	GND	I	Signal ground of the IC.						
11	DCTRL	I	Dimming control logic input. The dimming frequency range is 100 Hz to 1 kHz.						
15	EN	I	The enable pin to the IC. For TPS61181/2, a logic high signal turns on the internal LDO and enables the IC. Therefore, do not connect the EN pin to the Cin pin.						
16	Fault	I	Gate driver output for an external PFET used for fault protection. It can also be used as signal output for system fault report.						

Copyright © 2007–2013, Texas Instruments Incorporated



FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

	VALUE	UNIT
Voltages on pin V _{BAT} and Fault ⁽²⁾	-0.3 to 24	V
Voltage on pin Cin ⁽²⁾	-0.3 to 3.6	V
Voltage on pin SW and V _O ⁽²⁾	-0.3 to 40	V
Voltage on pin IFB1 to IFB6 ⁽²⁾	-0.3 to 20	V
Voltage on all other pins (2)	-0.3 to 7	V
Continuous power dissipation	See Dissipation Rating Table	
Operating junction temperature range	-40 to 150	°C
Storage temperature range	-65 to 150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS

PACKAGE	$R_{ heta JA}$	T _A ≤ 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	
TPS61180/1/2RTE ⁽¹⁾	270°C/W	370 mW	204 mW	148 mW	
TPS61180/1/2RTE (2)	48.7°C/W	2.05 W	1.13 W	821 mW	

⁽¹⁾ The JEDEC low-K (1s) board used to derive this data was a 3inx3in, two-layer board with 2-ounce copper traces on top of the board.

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽²⁾ The JEDEC high-K (2s2p) board used to derive this data was a 3inx3in, multilayer board with 1-ounce internal power and ground.



RECOMMENDED OPERATING CONDITIONS

		MIN	TYP I	MAX	UNIT
V _{bat}	Battery input voltage range	5.0		24	V
C _{in}	IC supply voltage range	2.7		3.6	V
Vo	Output voltage range	Vin		38	V
L	Inductor	4.7		10	μH
C _I	Input capacitor	1			μF
Co	Output capacitor	2.2		10	μF
F _{PWM}	PWM dimming frequency	0.1		1	kHz
T _A	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C

ELECTRICAL CHARACTERISTICS

 V_{BAT} = 10.8 V, 0.1 μF at Cin, EN = Logic High, IFB current = 15m A, IFB voltage = 500 mV, T_A = -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITI	TEST CONDITIONS			MAX	UNIT
SUPPLY C	URRENT						
V_{BAT}	Battery input voltage range			5.0		24	V
V _{cc}	IC supply voltage range	TPS61180 only		2.7	3.15	3.6	V
V _{cin}	Cin pin output voltage	TPS61181/TPS61182 only	′	2.7	3.15	3.6	V
	On a mating a muita a contract of the M	Device enable, switching	TPS61180			1	A
I _{q_bat}	Operating quiescent current into V _{BAT}	no load, Vin = 24 V	TPS61181/2			3	mA
I _{q_Vcc}	Operating quiescent current into Cin pin	TPS61180 only				2	mA
I _{Q_sw}	Operating quiescent current into V _O	V _O = 35V				50	μA
I _{SD}	Shutdown current	EN=GND			2	18	μΑ
V _{cc_UVLO}	Cin pin under-voltage lockout threshold	TPS61180 only			2.2	2.4	V
V _{bat_UVLO}	V _{BAT} under-voltage lockout threshold	When Vin ramp down			4.2	4.5	V
V _{bat_hys}	V _{BAT} under-voltage lockout hysteresis	When Vin ramp up			300		mV
EN AND DO	CTRL						
V _H	Logic high voltage			1.2			V
V _L	Logic low voltage					0.4	V
R _{PD}	Pull down resistor on both pins			400	800	1600	kΩ
			TPS61180/1	27		37	
T _{SD}	EN pulse width to shutdown	EN high to low	TPS61182	21		28	ms
CURRENT	REGULATION						
V _{ISET}	ISET pin voltage			1.204	1.229	1.253	V
K _{ISET}	Current multiple lout/ISET	ISET current = 15 µA and	25 μΑ	970	1000	1030	
IFB	Current accuracy	Riset = 62K		19.4	20	20.6	mA
K _m	(I _{max} -I _{min})/I _{AVG}	ISET current = 15 μA and	25 μΑ		1	2.5	%
I _{leak}	IFB pin leakage current	IFB voltage = 20 V on all p	oins			3	μΑ
I _{IFB_MAX}	Current sink max output current	IFB = 425 mV		25			mA
BOOST OU	ITPUT REGULATION	•					
V _{IFB_L}	V _O dial up threshold	Measured on V _{IFB} (min)			400		mV
V _{IFB_H}	V _O dial down threshold	Measured on V _{IFB} (min)			700		mV
V _{reg_L}	Min Vout regulation voltage					16	V
V _{o_step}	V _O stepping voltage				100	150	mV
POWER SV	VITCH	•					
R _{PWM_SW}	PWM FET on-resistance	V _{CC} = 3.3 V for TPS61180	1		0.2	0.45	Ω
R _{start}	Start up charging resistance	V _O = 0 V		100		300	Ω

Copyright © 2007–2013, Texas Instruments Incorporated



ELECTRICAL CHARACTERISTICS (continued)


 V_{BAT} = 10.8 V, 0.1 μF at Cin, EN = Logic High, IFB current = 15m A, IFB voltage = 500 mV, T_A = -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{start_r}	Isolation FET start up threshold	V _{IN} –V _O , V _O ramp up		1.2	2	V	
I _{LN_NFET}	PWM FET leakage current	V _{SW} = 35 V, T _A = 25°C			1	μΑ	
OSCILLATO	DR .						
	Oscillator fraguency	TPS61182	1.2	1.3	1.5	MHz	
f _S	Oscillator frequency	TPS61180/1	0.9	1.0	1.2	IVITZ	
D _{max}	Maximum duty cycle	IFB = 0 V	85	94		%	
	Marine de la contra	TPS61182			8	0/	
D _{min}	Minimum duty cycle	TPS61180/1			7	%	
os, sc, ov	P AND SS				'		
I _{LIM}	N-Channel MOSFET current limit	D = D _{max}	1.5		3	Α	
V _{ovp}	V _O overvoltage threshold	Measured on the V _O pin	38	39	40	V	
V_{ovp_IFB}	IFB overvoltage threshold	Measured on the IFBx pin	15	17	20	V	
V _{sc}	Short circuit detection threshold	V _{IN} -V _O , V _O ramp down		1.7	2.5	V	
V _{sc_dly}	Short circuit detection delay during start up			32		ms	
V _{IFB_nouse}	IFB no use detection threshold	TPS61180 Only		0.6		V	
Fault OUTP	UT				•		
V _{fault_high}	Fault high voltage	Measured as V _{bat} –V _{Fault}		0.1		V	
V _{fault_low}	Fault low voltage	Measured as V _{bat} -V _{Fault} , sink 0.1mA, Vin = 15 V	6	8	10	V	
THERMAL	SHUTDOWN				,		
T _{shutdown}	Thermal shutdown threshold			160		°C	
T _{hysteresis}	Thermal shutdown threshold hysteresis			15		°C	




TYPICAL CHARACTERISTICS


Table of Graphs		Figure
Load Efficiency TPS61181	V _{bat} = 11V; V _O =28.8V, 23.2V and 17.6V; L=4.7uH	Figure 2
Load Efficiency TPS61181	V _{bat} = 11V; V _O =36.2V and 31.6V; L=4.7uH	Figure 3
Load Efficiency TPS61181	V _{bat} = 11V; V _O =28.8V; L=4.7uH, L=10uH	Figure 4
Load Efficiency TPS61181	V _{bat} = 7V, 11V and 19V; V _O =28.8V; L=4.7uH	Figure 5
PWM Dimming Efficiency	V_{bat} = 7V, 11V and 19V; V_{O} =28.8V; I_{set} = 20 μ A; PWM Freq = 200Hz	Figure 6
PWM Dimming Efficiency	V _{bat} = 7V, 11V and 19V; V _O =36.2V; I _{set} = 20μA; PWM Freq = 200Hz	Figure 7
Dimming Linearity	V_{bat} = 11V; V_{O} =28.8V; I_{set} = 20 μ A; PWM Freq = 1kHz	Figure 8
Dimming Linearity	V _{bat} = 11V; V _O =28.8V; I _{set} = 20μA; PWM Freq = 200Hz	Figure 9
Output Ripple	V_0 =28.8V; I_{set} = 20 μ A; PWM Freq = 200Hz; Duty = 50%	Figure 10
Switching Waveform	V _{bat} = 11V; I _{set} = 20μA	Figure 11
Output Ripple at PWM Dimming	V_{bat} = 11V; I_{set} = 20 μ A; PWM Freq = 200Hz; Duty = 50%; C_{O} =4.7 μ F	Figure 12
Short Circuit Protection	V _{bat} = 11V; I _{set} = 20μA	Figure 13
Open WLED Protection	V _{bat} = 11V; I _{set} = 20μA	Figure 14
Startup Waveform	V _{bat} = 11V; I _{set} = 20μA	Figure 15



































DETAILED DESCRIPTION

Recently, WLEDs have gained popularity as an alternative to CCFL for backlighting media size LCD displays. The advantages of WLEDs are power efficiency and low profile design. Due to the large number of WLEDs, they are often arranged in series and parallel, and powered by a boost regulator with multiple current sink regulators. Having more WLEDs in series reduces the number of parallel strings and therefore improves overall current matching. However, the efficiency of the boost regulator declines due to the need for high output voltage. Also, there have to be enough WLEDs in series to ensure the output voltage stays above the input voltage range. Otherwise, a buck-boost (for example, SEPIC) power converter has to be adopted which could be more expensive and complicated.

The TPS61180/1/2 family of ICs have integrated all the key function blocks to power and control up to 60 WLEDs. The devices include a 40V/1.5A boost regulator, six 25mA current sink regulators and protection circuit for over-current, over-voltage and short circuit failures. The key advantages of the devices are small solution size, low output AC ripple during PWM dimming control, and the capability to isolate the input and output during fault conditions.

SUPPLY VOLTAGE

The TPS61181/2 ICs have built-in LDO linear regulator to supply the IC analog and logic circuit. The LDO is powered up when the EN pin is high. The output of the LDO is connected to the Cin pin. A 0.1µF bypass capacitor is required for LDO's stable operation. Do not connect the Cin pin to the EN pin because this prevents the IC from starting up. In addition, avoid connecting the Cin pin to any other circuit as this could introduce noise into the IC supply voltage.

The TPS61180 has no built-in LDO linear regulator, and therefore requires an external supply voltage in the range of 2.7V to 3.6V connected to the Cin pin. The benefit of using external supply is to reduce the power losses incurred by the LDO as it provides the IC supply current. This loss could become a significant percentage of total output power under light load condition. The Cin pin has 2.2V (typical) under-voltage lock out which turns off the IC when the Cin pin voltage is below this threshold.

The voltage on the V_{BAT} pin is the reference for the pull-up circuit of the Fault pin. In addition, it also serves as the input signal to the short circuit protection. For TPS61181/2 ICs, the V_{BAT} connects to the input of the internal LDO, and powers the IC. There is an under-voltage lockout on the V_{BAT} pin which disables the IC when its voltage reduces to 4.2V (Typical). The IC restarts when the V_{BAT} pin voltage recovers by 300mV.

BOOST REGULATOR

The boost regulator is controlled by current mode PWM, and loop compensation is integrated inside the IC. The internal compensation ensures stable output over the full input and output voltage range. The TPS61180/1 switches at 1.0MHz, and the TPS61182 switches at 1.3MHz. The switching frequencies of the two devices, including their tolerance, due not over-lap. Therefore, in the unlikely event that one device creates electromagnetic inference to the system; the other device, switching at a different frequency, can provide an alternative solution.

The output voltage of the boost regulator is automatically set by the IC to minimize the voltage drop across the IFB pins. The IC automatically regulates the lowest IFB pin to 400mV, and consistently adjusts the boost output voltage to account for any changes of the LED forward voltages.

When the output voltage is too close to the input, the boost regulator may not be able to regulate the output due to the limitation of minimum duty cycle. In this case, increase the number of WLED in series or include series ballast resistors in order to provide enough headroom for the boost operation.

The TPS61180/1/2 boost regulators cannot regulate their outputs to voltages below 15V.

Copyright © 2007–2013, Texas Instruments Incorporated



CURRENT PROGRAM AND PWM DIMMING

The six current sink regulators can each provide maximum 25mA. The IFB current must be programmed to highest WLED current expected using the ISET pin resistor and the following Equation 1.

$$I_{FB} = K_{ISET} \frac{V_{ISET}}{R_{ISET}}$$
(1)

Where

K_{ISET} = Current multiple (1000 typical)

 V_{ISET} = ISET pin voltage (1.229 V typical)

 $R_{ISET} = ISET$ pin resistor

The TPS61180/1/2 ICs have built-in precise current sink regulator. The current matching among 6 current sinks is below 2.5%. This means the differential value between the maximum and minimum current of the six current sinks divided by the average current of the six is less than 2.5%.

The WLED brightness is controlled by the PWM signal on the DCTRL pin. The frequency and duty cycle of the DCTRL signal is replicated on the IFB pin current. Keep the dimming frequency in the range of 100Hz to 1kHz to avoid screen flickering and maintain dimming linearity. Screen flickering may occur if the dimming frequency is below the range. The minimum achievable duty cycle increases with the dimming frequency. For example, while a 0.1% dimming duty cycle, giving a 100:1 dimming range, is achievable at 100 Hz dimming frequency, only 1% duty cycle, giving a 100:1 dimming range, is achievable with a 1 KHz dimming frequency, and 5% dimming duty cycle is achievable with 5KHz dimming frequency. The device could work at high dimming frequency like 20 KHz, but only 15% duty cycle could be achievable. The TPS61180/1/2 ICs are designed to minimize the AC ripple on the output capacitor during PWM dimming. Careful passive component selection is also critical to minimize AC ripple on the output capacitor. See APPLICATION INFORMATION for more information.

ENABLE AND START UP

A logic high signal on the EN pin turns on the IC. For the TPS61181/2 ICs, taking EN high turns on the internal LDO linear regulator which provides supply IC current. For all devices, an internal resistor R_{start} (start up charging resistor) is connected between the V_{BAT} pin and V_{O} pin to charge the output capacitor toward Vin. The Fault pin outputs high during this time, and thus the external isolation PFET is turned off. Once the V_{O} pin voltage is within 2 V (isolation FET start up threshold) of the V_{BAT} pin voltage, R_{start} is open, and the Fault pin pulls down the gate of the PFET and connects the V_{BAT} voltage to the boost regulator. This operation is to prevent the in-rush current due to charging the output capacitor.

Once the isolation FET is turned on, the IC starts the PWM switching to raise the output voltage above V_{BAT}. Soft-start is implemented by gradually ramping up the reference voltage of the error amplifier to prevent voltage over-shoot and in-rush current. See the start-up waveform of a typical example, Figure 15.

Pulling the EN pin low for 32ms (typical) shuts down the IC, resulting in the IC consuming less than 50µA in the shutdown mode.

OVER-CURRENT, OVER-VOLTAGE AND SHORT-CIRCUIT PROTECTION

The TPS61180/1/2 family has pulse by pulse over-current limit of 1.5A (min). The PWM switch turns off when the inductor current reaches this current threshold. The PWM switch remains off until the beginning of the next switching cycle. This protects the IC and external component under over-load conditions. When there is sustained over-current condition for more than 16ms (under 100% dimming duty cycle), the IC turns off and requires PER or the EN pin toggling to restart.

Under severe over-load and/or short circuit conditions, the V_O pin can be pulled below the input (V_{BAT} pin). Under this condition, the current can follow directly from input to output through the inductor and Schottky diode. Turning off the PWM switch alone does not limit current anymore. In this case, the TPS61180/1/2 ICs detect the output voltage is 1V (short circuit detection threshold) below the input voltage, turns off the isolation FET, and shuts down the IC. The IC restarts after input power-on reset (V_{BAT} POR) or EN pin logic toggling.

During the IC start up, if there is short circuit condition on the boost converter output, the output capacitor will not be charged to within 2V of V_{BAT} through R_{start} . After 32ms (short circuit detection delay during start up), the IC shuts down and does not restart until there is V_{BAT} POR or EN pin toggling. The isolation FET is never turned on under the condition.

Submit Documentation Feedback

Copyright © 2007–2013, Texas Instruments Incorporated

www.ti.com

For the TPS61181/2 ICs, if one of the WLED strings is open, the boost output rises to over-voltage threshold (39V typical). The IC detects the open WLED string by sensing no current in the corresponding IFB pin. As a result, the IC removes the open IFB pin from the voltage feedback loop. Subsequently, the output voltage drops down and is regulated to a voltage for the connected WLED strings. The IFB current of the connected WLED string keeps in regulation during the whole transition. The IC only shuts down if it detects that all of the WLED strings are open.

For the TPS61180, if the IC detects any open WLED string, the IC shuts down and remains off until there is V_{BAT} POR or EN pin toggling.

For all the devices, if the over-voltage threshold is reached, but the current sensed on the IFB pin is below the regulation target, the IC regulates the boost output at the over-voltage threshold. This operation could occur when the WLED is turned on under cold temperature, and the forward voltages of the WLEDs exceed the over-voltage threshold. Maintaining the WLED current allows the WLED to warm up and their forward voltages to drop below the over-voltage threshold.

For the TPS61181/2 ICs, if any IFB pin voltage exceeds IFB over-voltage threshold (17V typical), the IC turns off the corresponding current sink and removes this IFB pin from V_O regulation loop. The remaining IFB pins' current regulation is not affected. This condition often occurs when there are several shorted WLEDs in one string. WLED mismatch typically does not create such large voltage difference among WLED strings.

For the TPS61180 IC, if any IFB pin voltage exceeds IFB over-voltage threshold, the IC shuts down and remains off until there is V_{BAT} POR or EN pin toggling.

IFB PIN UNUSED

If the application requires less than 6 WLED strings, one can easily disable unused IFB pins. The TPS61181/2 ICs simply require leaving the unused IFB pin open or shorting it to ground. If the IFB pin is open, the boost output voltage ramps up to V_O over-voltage threshold during start up. The IC then detects the zero current string, and removes it from the feedback loop. If the IFB pin is shorted to ground, the IC detects the short immediately after IC enable, and the boost output voltage does not go up to V_O over-voltage threshold. Instead, it ramps to the regulation voltage after soft start.

For the TPS61180, connect a 10 $k\Omega$ resistor from the unused IFB pin to ground. After the device is enabled, the IC detects the resistor and disables the IFB pin from the feedback loop.

Product Folder Links: TPS61180/1/2



APPLICATION INFORMATION

INDUCTOR SELECTION

Because the selection of the inductor affects power supply's steady state operation, transient behavior and loop stability, the inductor is the most important component in switching power regulator design. There are three specifications most important to the performance of the inductor, inductor value, DC resistance and saturation current. The TPS61180/1/2 ICs are designed to work with inductor values between $4.7\mu H$ and $10\mu H$. A $4.7\mu H$ inductor could be available in a smaller or lower profile package, while $10\mu H$ may produce higher efficiency due to lower inductor ripple. If the boost output current is limited by the over-current protection of the IC, using a $10\mu H$ inductor can offer higher output current.

The internal loop compensation for the PWM control is optimized for the recommended component values, including typical tolerances. Inductor values can have ±20% tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20 to 35% from the 0A value depending on how the inductor vendor defines saturation

In a boost regulator, the inductor DC current can be calculated as

$$I_{dc} = \frac{V_O \times I_O}{V_{in} \times \eta}$$
 (2)

Where

V_O = boost output voltage

lo = boost output current

V_{in} = boost input voltage

 η = power conversion efficiency, use 90% for TPS61180/1/2 applications

The inductor current peak to peak ripple can be calculated as

$$I_{pp} = \frac{1}{L \times \left(\frac{1}{V_{O} - V_{bat}} + \frac{1}{V_{bat}}\right) \times F_{S}}$$
(3)

Where

 I_{pp} = inductor peak to peak ripple

L = inductor value

F_s= Switching frequency

V_{bat}= boost input voltage

Therefore, the peak current seen by the inductor is

$$I_{p} = I_{dc} + \frac{I_{pp}}{2} \tag{4}$$

Select the inductor with saturation current over the calculated peak current. To calculate the worse case inductor peak current, use minimum input voltage, maximum output voltage and maximum load current.

Regulator efficiency is dependent on the resistance of its high current path, switching losses associated with the PWM switch and power diode. Although the TPS61180/1/2 ICs have optimized the internal switch resistance, the overall efficiency still relies on the DC resistance (DCR) of the inductor; lower DCR improves efficiency. However, there is a trade off between DCR and inductor footprint. Furthermore, shielded inductors typically have a higher DCR than unshielded ones. Table 1 lists recommended inductor models.



Table 1. Recommended Inductor for TPS61180/1/2

	L (μΗ)	DCR Typ (mΩ)	I _{sat} (A)	Size (LXWXH mm)
токо				
A915AY-4R7M	4.7	38	1.87	5.2x5.2x3.0
A915AY-100M	10	75	1.24	5.2x5.2x3.0
TDK				
SLF6028T-4R7M1R6	4.7	28.4	1.6	6.0x6.0x2.8
SLF6028T-100M1R3	10	53.2	1.3	6.0x6.0x2.8

OUTPUT CAPACITOR SELECTION

During PWM brightness dimming, the load transient causes voltage ripple on the output capacitor. Since the PWM dimming frequency is in the audible frequency range, the ripple can produce audible noises on the output ceramic capacitor. There are two ways to reduce or eliminate this audible noise. The first option is to select PWM dimming frequency outside the audible range. This means the dimming frequency needs be to lower than 200Hz or higher than 30KHz. The potential issue with low dimming frequency is that WLED on/off can become visible and thus cause a flickering effect on the display. On the other hand, high dimming frequency can compromise the dimming range since the LED current accuracy and current match are difficult to maintain at low dimming duty cycle. The TPS61180/1/2 ICs can support minimum 1% dimming duty cycle up to 1KHz dimming frequency. The second option is to reduce the amount of the output ripple, and therefore minimize the audible noise.

The TPS61180/1/2 ICs adopt a patented technology to limit output ripple even with small output capacitance. In a typical application, the output ripple is less than 200mV during PWM dimming with $4.7\mu F$ output capacitor, and the audible noise is not noticeable. The devices are designed to be stable with output capacitor down to $1.0\mu F$. However, the output ripple can increase with lower output capacitor.

Care must be taken when evaluating a ceramic capacitor's derating due to applied dc voltage, aging and over frequency. For example, larger form factor capacitors (in 1206 size) have their self resonant frequencies in the switching frequency range of the TPS61180/1/2. So the effective capacitance is significantly lower. Therefore, it may be necessary to use small capacitors in parallel instead of one large capacitor.

ISOLATION MOSFET SELECTION

The TPS61180/1/2 ICs provide a gate driver to an external P channel MOSFET which can be turned off during device shutdown or fault condition. This MOSFET can provide a true shutdown function, and also protect the battery from output short circuit conditions. The source of the PMOS should be connected to the input, and a pull up resistor is required between the source and gate of the FET to keep the FET off during IC shutdown. To turn on the isolation FET, the Fault pin is pulled low, and clamped at 8 V below the V_{BAT} pin voltage.

During device shutdown or fault condition, the isolation FET is turned off, and the input voltage is applied on the isolation MOSFET. During short circuit condition, the catch diode (D2 in typical application circuit) is forward biased when the isolation FET is turned off. The drain of the isolation FET swings below ground. The voltage cross the isolation FET can be momentarily greater than the input voltage. Therefore, select 30V PMOS for 24V maximum input. The on resistor of the FET has large impact on power conversion efficiency since the FET carries the input voltage. Select a MOSFET with $R_{ds(on)}$ less than $100m\Omega$ to limit the power losses.

AUDIBLE NOISE REDUCTION

Ceramic capacitors can produce audible noise if the frequency of its AC voltage ripple is in the audible frequency range. In TPS61180/1/2 applications, both input and output capacitors are subject to AC voltage ripple during PWM brightness dimming. The ICs integrate a patented technology to minimize the ripple voltage, and thus audible noises.

To further reduce the audible noise, one effective way is to use two or three small size capacitors in parallel instead of one large capacitor. The application circuit in Figure 16 uses two 2.2- μ F/25V ceramic capacitors at the input and two 1- μ F/50V ceramic capacitors at the output. All of the capacitors are in 0805 package. Although the output ripple during PWM dimming is higher than one 4.7 μ F in a 1206 package, the overall audible noise is lower.

Copyright © 2007–2013, Texas Instruments Incorporated



In addition, connecting a 10-nF/50V ceramic capacitor between the $V_{\rm O}$ pin and IFB1 pin can further reduce the output AC ripple during the PWM dimming. Since this capacitor is subject to large AC ripple, choose a small package such as 0402 to prevent it from producing noise.

LAYOUT CONSIDERATION

As for all switching power supplies, especially those providing high current and using high switching frequencies, layout is an important design step. If layout is not carefully done, the regulator could show instability as well as EMI problems. Therefore, use wide and short traces for high current paths. The input capacitor, C3 in the typical application circuit, needs not only to be close to the V_{BAT} pin, but also to the GND pin in order to reduce the input ripple seen by the IC. The input capacitor, C1 in the typical application circuit, should be placed close to the inductor. The SW pin carries high current with fast rising and falling edges. Therefore, the connection between the pin to the inductor and Schottky should be kept as short and wide as possible. It is also beneficial to have the ground of the output capacitor C2 close to the PGND pin since there is large ground return current flowing between them. When laying out signal ground, it is recommended to use short traces separated from power ground traces, and connect them together at a single point, for example on the thermal pad.

Thermal pad needs to be soldered on to the PCB and connected to the GND pin of the IC. Additional thermal via can significantly improve power dissipation of the IC.

ADDITIONAL APPLICATION CIRCUITS




Figure 16. Audible Noise Reduction Circuit






Figure 17. Single Input Control Circuit




Figure 18. TPS61180 Typical Application






Figure 19. TSP61181/2 for Three Strings of LEDs




Figure 20. TSP61181/2 for Three Strings of LEDs with Double Current






Figure 21. TSP61181/2 for Two Strings High Brightness LEDs Application




Figure 22. TSP61181/2 for One String High Brightness LEDs Application



REVISION HISTORY

Changes from Revision C (April 2009) to Revision D					
•	Added to ELEC CHARA table, sub section POWER SWITCH: first row, TEST CONDITIONS Col: $V_{CC} = 3.3 \text{ V}$ for TPS61180	5			
CI	nanges from Revision D (February 2012) to Revision E	Page			
•	Changed D _{min} spec from 7% MAX to 8% for TPS61182 in Elec Char table.	6			





15-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
HPA00388RTER	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ССН	Samples
HPA00899RTER	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ССН	Samples
TPS61180RTER	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CCG	Samples
TPS61180RTERG4	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CCG	Samples
TPS61180RTET	ACTIVE	WQFN	RTE	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CCG	Samples
TPS61180RTETG4	ACTIVE	WQFN	RTE	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CCG	Samples
TPS61181RTER	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ССН	Samples
TPS61181RTERG4	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ССН	Samples
TPS61181RTET	ACTIVE	WQFN	RTE	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ССН	Samples
TPS61182RTER	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CCI	Samples
TPS61182RTERG4	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CCI	Samples
TPS61182RTET	ACTIVE	WQFN	RTE	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CCI	Samples
TPS61182RTETG4	ACTIVE	WQFN	RTE	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CCI	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

15-Apr-2017

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Jan-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61180RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61180RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61181RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61181RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61182RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61182RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 7-Jan-2015




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61180RTER	WQFN	RTE	16	3000	367.0	367.0	35.0
TPS61180RTET	WQFN	RTE	16	250	210.0	185.0	35.0
TPS61181RTER	WQFN	RTE	16	3000	367.0	367.0	35.0
TPS61181RTET	WQFN	RTE	16	250	210.0	185.0	35.0
TPS61182RTER	WQFN	RTE	16	3000	367.0	367.0	35.0
TPS61182RTET	WQFN	RTE	16	250	210.0	185.0	35.0

RTE (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



RTE (S-PWQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206446-3/U 08/15

NOTE: A. All linear dimensions are in millimeters



RTE (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A.

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.