





# HIGH EFFICIENCY, 250-mA STEP-DOWN CHARGE PUMP

#### **FEATURES**

- Regulated 3.3-V, 1.8-V, 1.5-V, or Adjustable Output Voltage
- Up to 250-mA Output Current
- 1.8-V to 6.5-V Input Voltage
- Up to 90% Efficiency
- Output Voltage Tolerance 3% Over Line, Load, and Temperature Variation
- Device Quiescent Current Less Than 40 μA
- Output Voltage Supervisor Included (Power Good)
- Internal Soft Start
- Load Isolated From Battery During Shutdown
- Overtemperature and Overcurrent Protected
- Micro-Small 10-Pin MSOP Package
- EVM Available, TPS60500EVM-193

#### **APPLICATIONS**


Personal Digital Assistants


- DSP Core Supply
- Cellular Phones
- Portable Instruments
- Internet Audio Player
- PC Peripherals
- USB Powered Applications

#### DESCRIPTION

The TPS6050x devices are a family of step-down charge pumps that generate a regulated, fixed 3.3-V, 1.8-V, 1.5-V, or adjustable output voltage. Only four small ceramic capacitors are required to build a complete high efficiency dc/dc charge pump converter. To achieve the high efficiency over a wide input voltage range, the charge pump automatically selects between three different conversion modes. The output can deliver a maximum of 250-mA output current. The power good function supervises the output voltage and goes high when the output voltage rises to 97% of its nominal value.

#### **Typical Application Circuit**








Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## pin assignments



#### **AVAILABLE OPTIONS**

PART NUMBERT	MARKING DGS PACKAGE	OUTPUT VOLTAGE [V]	MINIMUM INPUT VOLTAGE FOR I <sub>O</sub> = 150 mA
TPS60500DGS	AVB	Adjustable (0.8 V to 3.3 V)	V <sub>I</sub> > V <sub>O</sub> + 1
TPS60501DGS	AVC	3.3	V <sub>I</sub> > 4.3 V
TPS60502DGS	AVD	1.8	V <sub>I</sub> > 2.8 V
TPS60503DGS	AVE	1.5	V <sub>I</sub> > 2.5 V

<sup>&</sup>lt;sup>†</sup> The DGS package is available taped and reeled. Add R suffix to device type (e.g. TPS60500DGSR) to order quantities of 2500 devices per reel.

#### **Terminal Functions**

TERMII	NAL		DECORPTION
NAME	NO.	1/0	DESCRIPTION
C1F+	6		Positive terminal of the flying capacitor C1F
C1F-	8		Negative terminal of the flying capacitor C1F
C2F+	4		Positive terminal of the flying capacitor C2F
C2F-	3		Negative terminal of the flying capacitor C2F
ĒN	1	I	Device-enable Input.  - EN = High disables the device. Output and input are isolated in shutdown mode.  - EN = Low enables the device.
GND	9		Ground
FB	10	0	TPS60500: connect via voltage divider to V <sub>O</sub> TPS60501 to TPS60503: connect directly to V <sub>O</sub>
OUT	7	0	Regulated 3.3 V, 1.8 V, 1.5 V, or adjustable power output Bypass OUT to GND with the output filter capacitor C <sub>0</sub> .
PG	2	0	Open drain power good detector output. As soon as the voltage on OUT reaches about 97% of its nominal value this pin goes high.
VIN	5	Ī	Supply Input. Connect to an input supply in the 1.8-V to 6.5-V range.



2

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Valtage range at VIN EN DC to CND (see Note	1)0.3 V to 7 V
Voltage range at OUT, FB to GND	
Voltage range at C1F+, C1F-, C2F+, C2F- to GN	ND0.3 V to 7 V
Continuous power dissipation	See Dissipation Rating Table
Output current at OUT	300 mA
Storage temperature range, T <sub>stq</sub>	–55°C to 150°C
Maximum junction temperature, T <sub>1</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^{\circ}C$	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DGS	555 mW	5.56 mW/°C	305 mW	221 mW

NOTE: The thermal resistance junction to ambient of the DGS package when soldered on a PCB is  $R_{\theta JA} \approx 180^{\circ} C/W$ .

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Input voltage range at VIN, VI	1.8		6.5	V
Output current range at OUT, IO			250	mA
Input capacitor, Ci	2.2			μF
Flying capacitors, C1F, C2F		1		μF
Output capacitor, C <sub>0</sub> for I <sub>O</sub> ≤ 150 mA	4.7			μF
Output capacitor, C <sub>0</sub> for 150 mA < I <sub>O</sub> < 250 mA	22			μF
Operating junction temperature, T <sub>J</sub>	-40		125	°C

#### **RECOMMENDED CAPACITOR VALUES**

I <sub>O, max</sub> [mA]	C <sub>i</sub> [μF]	C <sub>(xF)</sub> [μF]	C <sub>ο</sub> [μ <b>F</b> ]
50	2.2	0.22	4.7
150	4.7	1	10
250	4.7	1	22



NOTE 1: The voltage at EN, and PG can exceed VIN up to the maximum rated voltage without increasing the leakage current drawn by these mode select inputs.

# electrical characteristics at C<sub>i</sub> = 4.7 $\mu$ F, C1F = C2F = 1 $\mu$ F, C<sub>O</sub> = 10 $\mu$ F, T<sub>A</sub> = -40°C to 85°C, V<sub>I</sub> = 5 V, V<sub>(EN)</sub> = GND (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT			
VI	Supply voltage range			1.8		6.5	V			
			$V_{I} = 1.8 \text{ V to } 2.7 \text{ V}, V_{I} - V_{O} > 1 \text{ V}$	50						
			$V_{I} \ge 2.7 \text{ V}, V_{I} - V_{O} > 1 \text{ V}$	150						
lo	Maximum output current		$V_{O} = 1.5 \text{ V}, V_{I} \ge 3.1 \text{ V}$	250			mA			
			$V_1 \ge 3.7 \text{ V}, 1.8 \text{ V} \le V_0 \le 2.5 \text{ V}$	250						
			$V_{O} > 2.5 \text{ V}, V_{I} > V_{O} + 1.2 \text{ V}$	250						
		TPS60500		0.8		3.3				
\ \ \ \ -	Outrut valta na	TPS60501	V <sub>I</sub> > 2.7V; V <sub>I</sub> –V <sub>O</sub> > 1 V at I <sub>OUT</sub> ≤ 150 mA		3.30		V			
VO	Output voltage	TPS60502	$V_{I} > 1.8 \text{ V}; V_{I} - V_{O} > 1 \text{ V at } I_{OUT} \le 50\text{mA}$		1.80		V			
		TPS60503			1.50					
V <sub>(FB)</sub>	V <sub>(FB)</sub> Feedback voltage				0.8		V			
		TPS60501	$I_{O} = 0$ mA to 150 mA, $C_{O} = 47 \mu\text{F}$	-4%		3%				
	Tolerance of output voltage	TPS60500	$I_{O} = 0$ mA to 150 mA, $C_{O} = 47 \mu\text{F}$			3%				
		TPS60502	$I_O = 0$ mA to 150 mA, $C_O = 10 \mu F$			4%				
		TPS60503	$I_O = 0$ mA to 250 mA, $C_O = 47 \mu F$			4%				
V <sub>pp</sub>	Output voltage ripple at OUT	Г	$I_O = 150 \text{ mA}, \ V_O = 1.5 \text{ V}$		30		mVpp			
IQ	Quiescent current (no-load in	nput current)	IO = 0  mA		40	75	μΑ			
T <sub>(SD)</sub>	Thermal shutdown temperat	ure			150		°C			
I <sub>O(SD)</sub>	Shutdown supply current		$V_{(EN)} = V_{I}$		0.05	0.5	μΑ			
f(OSC)	Internal switching frequency			600	800	1200	kHz			
VIL	EN input low voltage					0.3 x V <sub>I</sub>	V			
VIH	EN input high voltage			0.7 x V <sub>I</sub>			V			
Ilkg(SD)	EN input leakage current		$V(EN) = 0 V \text{ or } V_I$		0.01	0.1	μΑ			
I <sub>lkg</sub> (FB)	FB input leakage current	TPS60500				0.1	μΑ			
R <sub>(max)</sub>	Maximum resistance of the external voltage divider	TPS60500	R1 + R2 at FB pin			1	МΩ			
	Short circuit current (start-up	current)	$V_{I} = 6.5V, V_{O} = 0 V$	100	300		mA			
	Output current limit		V <sub>O</sub> > 0.6 V		500		mA			
	No load start-up time				80		μs			


# electrical characteristics for power good comparator of devices TPS6050x at $T_A = -40^{\circ}$ C to 85°C, $V_I = 5$ V and $V_{(EN)} = GND$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V(PG)	Power good trip voltage	See Note 2		V <sub>ml</sub> – 2%		V
t <sub>d,r</sub>	Barrer and delevation	VO ramping positive		100	200	μs
t <sub>d,f</sub>	Power good delay time	VO ramping negative		50	100	μs
VOL	Power good output voltage low	$V_O = 0 \text{ V},  I_{(PG)} = 1 \text{ mA}$			0.3	V
l <sub>lkq</sub>	Power good leakage current	$V_O = 3.3 \text{ V},  V_{(PG)} = 3.3 \text{ V}$		0.01	0.1	μΑ

NOTE 2:  $V_{ml}$  is the output voltage at the maximum load current.  $V_{ml}$  is not a JEDEC symbol.



# functional block diagram TPS6050x




# **TYPICAL CHARACTERISTICS**

## **Table of Graphs**


			FIGURE
$V_{I}$	Minimum input voltage	vs Output current	1–4
	Efficiency	vs Input voltage	5–8
٧o	Output voltage	vs Output current	9–12
	Quiescent current	vs Input voltage	13
	Efficiency	vs Output current	14–17
٧o	Output voltage (ripple)	vs Time	18
	Line transient response		19
	Load transient response		20

#### TYPICAL CHARACTERISTICS







#### TYPICAL CHARACTERISTICS





## **TYPICAL CHARACTERISTICS**








Figure 18 Figure 19 Figure 20

#### PRINCIPLES OF OPERATION

The TPS6050x charge pumps provide a regulated output voltage in the range of 0.8 V to 3.3 V from an input voltage of 1.8 V to 6.5 V. The devices use switched capacitor fractional conversion to achieve high efficiency over the entire input and output voltage range. Regulation is achieved by sensing the output voltage and enabling the internal switches as needed to maintain the selected output voltage. This skip-mode regulation is used over a load range from 0 mA to 150 mA. At a higher output current, the device works in a linear regulation mode.

The TPS6050x circuits consist of an oscillator, a voltage reference, an internal resistive feedback circuit (fixed voltage version only), an error amplifier, two charge pump stages with MOSFET switches, a shutdown/start-up circuit, and a control circuit.

#### short-circuit current limit and thermal protection

When the output voltage is lower than 0.6 V, the output current is limited to 300 mA typically. The device also has a thermal protection which reduces the output current when the temperature of the chip exceeds 150°C. The output current declines to 0 mA when the chip temperature rises to 160°C.

#### enable

Driving  $\overline{EN}$  high disables the converter. This disables all internal circuits, reducing input current to only  $0.05\mu A$ . Leakage current drawn from the output pin OUT is a maximum of 1  $\mu A$ . The device exits shutdown once  $\overline{EN}$  is set low (see start up procedure described below). The typical no-load start-up time is 80  $\mu s$ . When the device is disabled, the load is isolated from the input, an important feature in battery-operated products because it extends the battery shelf life.

#### start-up procedure

The device is enabled when  $\overline{\text{EN}}$  is set from logic high to logic low. The charge pump stages immediately start switching to transfer energy to the output. In start-up until the output voltage has reached 0.6 V, the input current is limited to 300 mA typically.

#### power good detector

The power good (PG) output is an open-drain output on all TPS6050x devices. The PG output pulls low when the output is out of regulation. When the output rises to within 97% of regulation, the power good output goes high. In shutdown, power good is pulled low. In normal operation, an external pullup resistor is typically used to connect the PG pin to  $V_O$  or  $V_I$ . If the PG output is not used, it should remain unconnected.




Figure 21. Power Good Timing Diagram



#### PRINCIPLES OF OPERATION

The TPS6050x devices use fractional conversion to achieve high efficiency over a wide input and output voltage range. Depending on the input to output voltage ratio and output current, internal circuitry switches between an LDO mode, a 2/3x mode, a 0.5x mode, and a 1/3x mode.

#### LDO conversion mode

In the LDO mode, the flying capacitors are no longer used for transferring energy. The switches 1, 2, 5, and 6 are closed and connect the input directly with the output. This mode is automatically selected if the input to output voltage ratio does not allow the use of another conversion mode with higher efficiency. In LDO mode, the regulation is done by switching off MOSFET 2 and 6 until the output current reaches the *linear-skip* current (150 mA typ). At a higher output current, the output voltage is regulated by controlling the resistance of the switch. The minimum input to output voltage difference required for regulation is 1 V.




Figure 22. LDO Conversion Mode

#### 2/3x conversion mode

In the first cycle, the two flying capacitors are connected in parallel and are charged up in series with the output capacitor. In the second cycle, the flying capacitors are connected in series. This mode provides higher efficiency than the LDO mode because the current into VIN is only 2/3 of the output current. The mode is automatically selected if the input voltage is higher than 3/2 of the selected output voltage.




Figure 23. 2/3x Conversion Mode



#### PRINCIPLES OF OPERATION

#### 0.5x conversion mode

This conversion mode is internally selected if the input to output voltage ratio is greater than two (e.g. 3.6 V to 1.5 V conversion). In the 0.5x mode, the flying capacitors and the switches always work in parallel, which reduces the resistance of the circuit compared to the other modes. In the first cycle, the flying capacitors are charged in series with the output capacitors. In the second cycle, the flying capacitors are connected in parallel with the output capacitor, which discharges the flying capacitors.




Figure 24. 0.5x Conversion Mode

#### 1/3x conversion mode

This mode was implemented to provide high efficiency even with an input to output voltage ratio greater than three (e.g. 5 V to 1.5 V conversion). In the first cycle, the two flying capacitors are charged in series with the output capacitor. In the next step, the flying capacitors which are charged to VIN/3, are connected in parallel to the output capacitor.




Figure 25. 1/3x Conversion Mode



#### **DESIGN PROCEDURE**

#### capacitor selection

Designed specifically for space-critical battery-powered applications, the complete converter requires only four external capacitors. The capacitor values are closely linked to the required output current, output noise, and ripple requirements. The input capacitor improves system efficiency by reducing the input impedance, and it also stabilizes the input current. The value of the output capacitor,  $C_0$ , influences the stability of the voltage regulator. The minimum required capacitance for  $C_0$  is 4.7  $\mu$ F. Depending on the maximum allowed output ripple voltage and load current, larger values can be chosen. For an output current greater than 150 mA, a minimum output capacitor of 22  $\mu$ F is required. Table 1 shows ceramic capacitor values recommended for low output voltage ripple.

**MANUFACTURER PART NUMBER** SIZE **CAPACITANCE TYPE** 0805 1μF LMK212BJ105KG Ceramic LMK212BJ225MG 0805 2.2 μF Ceramic Taiyo Yuden EMK316BJ225KL 1206  $2.2 \mu F$ Ceramic LMK316BJ475KL 4.7 μF 1206 Ceramic JMK316BJ106KL 10 μF 1206 Ceramic  $1 \mu F$ C2012X5R1C105M 0805 Ceramic TDK C2012X5R1A225M 0805 2.2 μF Ceramic C2012X5R0J106M 0805 10 μF/6.3 V Ceramic

**Table 1. Recommended Capacitors** 

Table 2 contains a list of manufacturers of ceramic capacitors. Ceramic capacitors provide the lowest output voltage ripple because they typically have the lowest ESR-rating.

MANUFACTURER	CAPACITOR TYPE	INTERNET
Taiyo Yuden	X7R/X5R ceramic	www.t-yuden.com
TDK	X7R/X5R ceramic	www.component.tdk.com
Vishay	X7R/X5R ceramic	www.visha <u>y</u> .com
Kemet	X7R/X5R ceramic	www.kemet.com


**Table 2. Recommended Capacitor Manufacturers** 

#### **APPLICATION INFORMATION**

#### typical application circuit for fixed voltage and adjustable voltage versions

Figure 26 shows the typical operation circuit. The TPS60501 to TPS60503 devices use an internal resistor divider for sensing the output voltage. The FB pin must be connected externally with the output. For maximum output current and best performance, 4 ceramic capacitors are recommended. For lower currents or higher allowed output voltage ripple, other capacitors can also be used. *It is recommended that the output capacitor has a minimum value of 4.7* μ*F.* This value is necessary to maintain a stable operation of the system. Flying capacitors lower than 1 μF can be used, but this decreases the maximum output power. This means that the device works in linear mode with lower output currents. The device works in the linear mode for an output current of greater than 150 mA. With an output current greater than 150 mA, an output capacitor of  $\geq$ 22 μF must be used. Figure 26 shows that two 10-μF capacitors can also be used in parallel.






$$R1 = R2 \left( \frac{V_O}{V_{FB}} \right) - R2$$

$$V_{O} = \frac{(R1 + R2)}{R2} \times VFB$$

$$VFB = 0.8 V$$

Nominal Output Voltage	Equation	Possible E24 Resistor Combination
1.2 V	R1 = 0.5R2	R1 = 100 k $\Omega$ , R2 = 200 k $\Omega$ (1.20 V)
1.5 V	R1 = 0.875R2	R1 = 160 k $\Omega$ , R2 = 180 k $\Omega$ (1.51 V)
1.6 V	R1 = R2	Any
1.8 V	R1 = 1.25R2	R1 = 150 k $\Omega$ , R2 = 120 k $\Omega$ (1.80 V)
2.5 V	R1 = 2.125R2	R1 = 510 k $\Omega$ , R2 = 240 k $\Omega$ (2.50 V)
		R1 = 470 k $\Omega$ , R2 = 220 k $\Omega$ (2.51 V)



Power supply with 1,4 mm maximum height for 250-mA output current


Figure 26. Typical Operating Circuit



#### DSP supply with sequencing

This application shows a power supply for a typical DSP. DSPs usually have core voltages in the 1-V to 2.5-V range, whereas the voltage at the I/O-pins (I/O voltage) is typically 3.3 V to interface with external logic and converters. Therefore, a power supply with two output voltages is required. The application works with an input voltage in the range of 3.5 V to 6.5 V. The maximum output current is 150 mA on each output.

The supply is enabled by pulling the enable pin ( $\overline{\text{EN}}$  of the TPS60503) to GND. The step-down charge pump starts and its power good (PG) output goes high. This enables the LDO which powers the I/O lines and generates a reset signal for the DSP. Figure 27 shows the timing diagram of the start-up/shutdown procedure.



<sup>†</sup> Recommended value for stability, DSP may require higher capacitance.

Figure 27. DSP Supply With Sequencing



<sup>‡</sup>RS is the RESET output of the TPS77133.

#### LC-post filter

If the output voltage ripple of the stepdown charge pump is to high, an LC post filter can be used.




Figure 28. LC-Post Filter

Table 3. Measurement Results on Different  $C_{(fly)}$ ,  $C_{(P)}$ ,  $L_{(P)}$  Combinations; BW = 500 MHz

V <sub>I</sub> [V]	I <sub>O</sub> [mA]	C <sub>I</sub> [μF]	C <sub>(XF)</sub> [μF]	C <sub>Ο</sub> [μ <b>F</b> ]	<b>L(P)</b> [μΗ]	<b>C(P)</b> [μ <b>F</b> ]	ν <sub>Ο</sub> [ν]	TYPICAL VP(Out)	TYPICAL VO(RMS)
[4]	liny	CERAMIC	CERAMIC	CERAMIC	[μι ι]	CERAMIC	[4]	Vpp[mV]	[mV] ´
5	50	2.2	0.22	4.7	_	0.1 (X7R)	3.3	50	8
5	50	2.2	0.22	4.7	_	0.1 (X7R)	1.5	30	9
5	150	4.7	1	10	_	0.1 (X7R)	1.5	50	6
5	250	4.7	1	2 x 10	_	0.1 (X7R)	1.5	45	8
5	100	4.7	1	10	0.1	0.1 (X7R)	1.5	20	4

## power supply with dynamic voltage scaling

Dynamic voltage scaling of the core can be used to reduce power consumption of a digital signal processor (DSP). During the periods, in which the maximum DSP performance is not required, the core voltage can be reduced when the DSP operates at a lower clock-rate. This idea is called runtime power control (RPC) and is supported by modern DSPs. RPC extends battery-life time in handheld applications, like MP3 players, digital cameras, PDA.

The supply of DSPs is separated into I/O interface and core supply. Interface is mostly powered by a 3.3-V system supply, whereas core supply achieves voltages far below 1.5 V. The TPS60500 is powered by the 3.3-V system supply. The DSP itself selects the applied core voltage.

The core voltage is switched between 1.5 V and 1.1 V by changing the feedback resistor network. A MOSFET modifies the voltage divider at the feedback (FB) pin by switching a resistor. In this application, a general purpose MOSFET BSS138 is used with a  $V_{GS(th)}$  of 1.6 V. A DSP 3.3-V I/O port drives the gate. The feedback resistor network consists of R2, R3 and R4.  $C_{(ff)}$  is the fast forward capacitor for improved line regulation.



## power supply with dynamic voltage scaling (continued)

General requirements for the application:

Output voltage1 (DSP core): 1.5 V ±0.08 V

Output voltage 2 (DSP core): 1.1 V +0.1 V -0.05 V

• Input voltage: 3 V to 3.3 V

Output current: 150 mA (10R load)




Figure 29. Dynamic Voltage Scaling Application

To keep current through the adjustment resistor network as low as possible, the resistors are calculated to:

$$V_{out1}$$
 adjusted by R2 and R3 
$$V_{out1} = 1.1 \text{ V}, \tag{1}$$

$$R3 = \frac{V_{FB}}{\frac{V_{out1} - V_{FB}}{R2}}$$

$$V_{out1} = 1.1 \text{ V},$$

$$R2 = 180 \text{ k}\Omega,$$

$$V_{ref} = 0.80 \text{ V},$$

$$\rightarrow R3 = 470 \text{ k}\Omega$$

 $V_{out2}$  adjusted by R2 and Rx = R3||R4 (2)

$$Rx = \frac{V_{FB} \times R2}{\left(V_{out2} - V_{FB}\right)}$$

$$V_{out2} = 1.5 \text{ V},$$

$$\rightarrow Rx = 206 \text{ k}\Omega$$

$$\frac{1}{Rx} = \frac{1}{R3} + \frac{1}{R4} \rightarrow R4 = \frac{1}{\frac{1}{Rx} - \frac{1}{R3}} \rightarrow R4 = 360 \text{ k}\Omega$$
 (3)



## internet audio power supply

The input voltage from a single or dual NiCd, NiMH or alkaline cell is boosted to 3.3 V. This voltage is used as system supply for the application and as an input voltage for the step-down charge pump which is used to provide the core voltage for a DSP.





Figure 30. Internet Audio Power Supply

#### layout and board space

All capacitors should be soldered as close as possible to the IC. A PCB layout proposal for a two-layer board is shown in Figure 31. Care has been taken to connect all capacitors as close as possible to the circuit to achieve optimized output voltage ripple performance.






Figure 31. Recommended PCB Layout for TPS6050x (top layer)





Figure 32. Recommended PCB Layout for TPS6050x (bottom layer)



## **MECHANICAL DATA**

## DGS (S-PDSO-G10)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated