













TPS60300, TPS60301, TPS60302, TPS60303

SLVS302B - DECEMBER 2000 - REVISED OCTOBER 2015

TPS6030x Single-Cell to 3-V or 3.3-V, 20-mA Dual Output, High-Efficiency Charge Pump


Features

- Input Voltage Range From 0.9 V to 1.8 V
- Regulated 3-V or 3.3-V Output Voltage
- Up to 20-mA Output Current
- High Power Conversion Efficiency (up to 90%) Over a Wide Output Current Range, Optimized for 1.2-V Battery Voltage
- Additional Output With 2 Times V_{IN} (OUT1)
- Device Quiescent Current Less Than 35 µA
- Supervisor Included; Open Drain or Push-Pull **Power Good Output**
- Minimum Number of External Components
 - No Inductors Required
 - Only Five Small, 1-µF Ceramic Capacitors Required
- Load Isolated From Battery During Shutdown
- Micro-Small 10-Pin MSOP (VSSOP) Package

Applications

- **Pagers**
- **Battery-Powered Toys**
- Portable Measurement Instruments
- Home-Automation Products
- Medical Instruments (Like Hearing Instruments)
- Metering Applications Using MSP430 Micro-Controller
- Portable Smart Card Readers

Typical Application Schematic



3 Description

The TPS6030x devices are a family of switchedvoltage converters designed specifically for spacecritical battery powered applications.

The TPS6030x step-up, regulated charge pumps generate a 3-V (±4%) or 3.3-V (±4%) output voltage from a 0.9-V to 1.8-V input voltage (one alkaline, NiCd, or NiMH battery).

Only five small 1-µF ceramic capacitors are required to build a complete high efficiency DC-DC charge pump converter. To achieve the high efficiency over a wide input voltage range, the charge pump automatically selects between a 3x or 4x conversion mode.


Output 1 (OUT1) can deliver a maximum of 40 mA from a 1-V input, with output 2 (OUT2) not loaded. OUT2 can deliver a maximum of 20 mA from a 1-V input, with OUT1 not loaded. Both outputs can be loaded at the same time, but the total output current of the first voltage doubler must not exceed 40 mA. For example, the load at output 1 is 20 mA and the load at output 2 is 10 mA.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (MAX)
TPS60300, TPS60301, TPS60302, TPS60303	VSSOP (10)	3.05 mm × 4.98 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Alkaline Battery Operating Time



Operating time (hours) with an alkaline battery (2000 mAh) until power good goes low at I_L = 20 mA



Table of Contents

1	Features 1		9.4 Device Functional Modes	10
2	Applications 1	10	Application and Implementation	11
3	Description 1		10.1 Application Information	
4	Revision History2		10.2 Typical Application	1
5	Description (continued)3	11	Power Supply Recommendations	18
6	Device Comparison Table 4	12	Layout	
7	Pin Configuration and Functions 4		12.1 Layout Guidelines	
8	Specifications5		12.2 Layout Example	
•	8.1 Absolute Maximum Ratings 5		12.3 Power Dissipation	
	8.2 ESD Ratings5	13	Device and Documentation Support	20
	8.3 Recommended Operating Conditions		13.1 Device Support	20
	8.4 Thermal Information		13.2 Related Links	
	8.5 Electrical Characteristics		13.3 Community Resources	
	8.6 Typical Characteristics 8		13.4 Trademarks	
9	Detailed Description9		13.5 Electrostatic Discharge Caution	
	9.1 Overview 9		13.6 Glossary	20
	9.2 Functional Block Diagram	14	Mechanical, Packaging, and Orderable Information	20
	3.3 Fediule Description			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (March 2001) to Revision B

Page

Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
and Documentation Support section, and Mechanical, Packaging, and Orderable Information section





5 Description (continued)

The devices operate in the newly developed LinSkip mode. In this operating mode, the device switches seamlessly from the power saving, pulse-skip mode at light loads, to the low-noise, constant-frequency linear-regulation mode, when the output current exceeds the device-specific output current threshold.

A power-good function supervises the output voltage of OUT2 and can be used for power-up and power-down sequencing. Power good (PG) is offered as either open-drain or push-pull output.




6 Device Comparison Table

PART NUMBER (1)	DGS PACKAGE MARKING	OUTPUT CURRENT 1 [mA] ⁽²⁾	OUTPUT CURRENT 2 [mA] ⁽³⁾	OUTPUT VOLTAGE 1 [V]	OUTPUT VOLTAGE 2 [V]	FEATURE
TPS60300DGS	ALF	40	20	2 × V _{IN}	3.3	Open-drain power- good output
TPS60301DGS	ALG	40	20	2 × V _{IN}	3	Open-drain power- good output
TPS60302DGS	ALI	40	20	2 × V _{IN}	3.3	Push-pull power- good output
TPS60303DGS	ALK	40	20	2 × V _{IN}	3	Push-pull power- good output

- (1) The DGS package is available taped and reeled. Add R suffix to device type (for example, TPS60300DGSR) to order quantities of 2500 devices per reel.
- (2) If OUT2 is not loaded.
- (3) If OUT1 is not loaded.

7 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
C1+	4	_	Positive pin of the flying capacitor C1F
C1-	2	_	Negative pin of the flying capacitor C1F
C2+	7	_	Positive pin of the flying capacitor C2F
C2-	8	_	Negative pin of the flying capacitor C2F
EN	1	I	Device-enable input - EN = Low disables the device. Output and input are isolated in shutdown mode. - EN = High enables the device.
GND	9	_	Ground
OUT1	5	0	$2 \times V_{IN}$ power output. Bypass OUT1 to GND with the output filter capacitor $C_{(OUT1)}$.
OUT2	6	0	Regulated 3.3-V power output (TPS60300, TPS60302) or 3-V power output (TPS60301, TPS60303), respectively Bypass OUT2 to GND with the output filter capacitor C _(OUT2) .
PG	10	0	Power good detector output. As soon as the voltage on OUT2 reaches about 98% of its nominal value this pin goes high. Open-drain output on TPS60300 and TPS60301. A pull-up resistor should be connected between PG and OUT1 or OUT2. Push-pull output stage on TPS60302 and TPS60303
VIN	3	I	Supply input. Bypass V _{IN} to GND with a ≥1-µF capacitor.

Submit Documentation Feedback

Copyright © 2000–2015, Texas Instruments Incorporated



8 Specifications

8.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V _{IN}	Input voltage (IN to GND) ⁽²⁾	-0.3	2	V
V _{OUT}	Output voltage (OUT1,OUT2, EN, PG to GND) (2)	-0.3		V
	Voltage (C1+ to GND)	-0.3		V
	Voltage (C1- to GND, C2- to GND)	-0.3		V
	Voltage (C2+ to GND)	-0.3		V
I _{OUT}	Output current (OUT1)		80	mA
I _{OUT}	Output current (OUT2)		40	mA
T_{J}	Maximum junction temperature		150	°C
T _{stg}	Storage temperature	-55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{IN}	Input voltage	0.9		1.8	V
I _{OUT(OUT2)}	Output current (OUT2)			20	mA
I _{OUT(OUT1)}	Output current (OUT1)			40	mA
C _{IN}	Input capacitor	1			μF
C1F, C2F	Flying capacitors		1		μF
C _{OUT(1)}	Output capacitor	1			μF
C _{OUT(2)}	Output capacitor	1			μF
T_{J}	Operating junction temperature	-40		125	°C

Copyright © 2000–2015, Texas Instruments Incorporated

⁽²⁾ The voltage at EN and PG can exceed IN up to the maximum rated voltage without increasing the leakage current drawn by these pins.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



8.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	TPS6030x DGS (VSSOP) 10 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	156.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	53.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	75.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	5.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	74.3	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

8.5 Electrical Characteristics

 $C_{IN} = C1F = C2F = C_{(OUT1)} = C_{(OUT2)} = 1 \ \mu F, \ T_C = -40 ^{\circ} C \ to \ 85 ^{\circ} C, \ V_{IN} = 1 \ V, \ V_{(EN)} = V_{IN} \ (unless otherwise noted)$

	PARAMETI	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{IN}	Supply voltage	range		0.9		1.8	V	
I _{OUT(OUT1)}			$V_{IN} \ge 1.1 \text{ V}, I_{OUT(OUT2)} = 0 \text{ mA}, I_{(PG,1)} = 0 \text{ mA}$	40			mA	
	Maximum outp	out current for	V_{IN} = 0.9 V, $I_{OUT(OUT2)}$ = 0 mA, $I_{(PG,1)}$ = 0 mA	20			ША	
I _{OUT(OUT2)}	TPS60300, TP	°S60302	$V_{IN} \ge 1.1 \text{ V}, I_{OUT(OUT1)} = 0 \text{ mA}, I_{(PG,1)} = 0 \text{ mA}$	20			mA	
			V_{IN} = 0.9 V, $I_{OUT(OUT1)}$ = 0 mA, $I_{(PG,1)}$ = 0 mA	10			IIIA	
I _{OUT(OUT1)}			$V_{IN} \ge 1.1 \text{ V}, I_{OUT(OUT2)} = 0 \text{ mA}, I_{(PG,1)} = 0 \text{ mA}$	40			mA	
	Maximum outp	out current for	V_{IN} = 0.9 V, $I_{OUT(OUT2)}$ = 0 mA, $I_{(PG,1)}$ = 0 mA	20			IIIA	
I _{OUT(OUT2)}	TPS60301, TP	°S60303	$V_{IN} \ge 1 \text{ V}, I_{OUT(OUT1)} = 0 \text{ mA}, I_{(PG,1)} = 0 \text{ mA}$	20			A	
			V_{IN} = 0.9 V, $I_{OUT(OUT1)}$ = 0 mA, $I_{(PG,1)}$ = 0 mA	12			mA	
V _{OUT(OUT2)}	Output voltage	e for TPS60300,	1.1 V < V _{IN} < 1.8 V, I _{OUT(OUT1}) = 0 mA, 0 < I _{OUT(OUT2)} < 20 mA	3.17	3.30	3.43	V	
	TP\$60302		$0.9 \text{ V} < \text{V}_{\text{IN}} < 1.1 \text{ V}, \text{I}_{\text{OUT}(\text{OUT1})} = 0 \text{ mA}, \\ \text{I}_{\text{OUT}(\text{OUT2})} < 10 \text{ mA}$	3.17	3.30	3.43	v	
V _{OUT(OUT2)}	Output voltage	e for TPS60301,	1.0 V < V _{IN} < 1.8 V, I _{OUT(OUT1)} = 0 mA, 0 < I _{OUT(OUT2)} < 20 mA	2.88	3	3.12	.,	
	TP\$60303	,	$V_{IN} > 1.65 \text{ V}, I_{OUT(OUT1)} = 0 \text{ mA},$ 25 μ A < $I_{OUT(OUT2)} < 20 \text{ mA}$	2.88	3	3.15	V	
V _{P-P}	Output	OUT2	$I_{OUT(OUT2)} = 20 \text{ mA}, I_{OUT(OUT1)} = 0 \text{ mA}$		20			
	voltage ripple	OUT1	I _{OUT(OUT1)} = 40 mA, I _{OUT(OUT2)} = 0 mA		40		mV_{P-P}	
IQ	Quiescent curr current)	rent (no-load input	I _{OUT(OUT)} = 0 mA, V _{IN} = 1.8 V		35	70	μA	
I _(SD)	Chartelessa esse	- h	$V_{IN} = 1.8 \text{ V}, V_{(EN)} = 0 \text{ V}^{(1)}$		0.05	2.5		
	Shutdown sup	ply current	$V_{IN} = 1.8 \text{ V}, V_{(EN)} = 0 \text{ V}, T_C = 25^{\circ}C^{(1)}$			0.5	μA	
f _{OSC}	Internal switching frequency			470	700	900	kHz	
V _{IL(EN)}	EN input low voltage		V _{IN} = 0.9 V to 1.8 V			0.3 × V _{IN}	V	
V _{IH(EN)}	EN input high voltage		V _{IN} = 0.9 V to 1.8 V	$0.7 \times V_{IN}$			V	
I _{lkg}	EN input leaka	age current	$V_{(EN)} = 0 \text{ V or } V_{IN} \text{ or } V_{OUT(OUT2)} \text{ or } V_{OUT(OUT1)}$	0.01	0.1		μΑ	
	LinSkip switch	ing threshold	V _{IN} = 1.25 V		7.5		mA	

(1) OUT1 not loaded. If OUT1 is connected to GND through a resistor, leakage current will be increased.

Submit Documentation Feedback

Copyright © 2000–2015, Texas Instruments Incorporated




Electrical Characteristics (continued)

 $\underline{C_{\text{IN}}} = \text{C1F} = \text{C2F} = C_{(\text{OUT1})} = C_{(\text{OUT2})} = 1 \; \mu\text{F}, \; T_{\text{C}} = -40^{\circ}\text{C} \; \text{to } 85^{\circ}\text{C}, \; V_{\text{IN}} = 1 \; \text{V}, \; V_{(\text{EN})} = V_{\text{IN}} \; \text{(unless otherwise noted)}$

	PARAMET	ER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
	Short circuit current V		V 40V	$V_{IN} = 1.8 \text{ V}$ $\frac{V_{OUT(OUT2)} = 0 \text{ V}}{V_{OUT(OUT1)} = 0 \text{ V}}$		20	50	A
			V _{IN} = 1.8 V			80	150	mA
	Output leakage current	OUT2	V _{O(OUT1)} = 3 V, V _{OU} EN = 0 V	T(OUT2) = nominal,			1	μΑ
	Output load re	gulation	$V_{IN} = 1.25 \text{ V}, T_C = 20 \text{ mA}$	25°C, 2 mA <		0.1		%/mA
	Output line req	gulation	$1 \text{ V} < \text{V}_{\text{IN}} < 1.65 \text{ V};$ $I_{\text{OUT}(\text{OUT})} = 10 \text{ mA}$	T _C = 25°C,		0.75		%/V
	No-load start-	up time				400		μs
	Impedance of stage	first charge pump				4		Ω
	Q	. 01.170	V _{IN} ≥ 1.1 V		165			
	Start-up performance at OUT2 (minimum start-up load resistance)		V _{IN} ≥ 1 V		330			Ω
			V _{IN} = 0.9 V		1000			
		rmance at OUT1 t-up load resistance)	V _{IN} = 1 V		500			Ω
FOR POWE	R GOOD COMPA	ARATOR:						
V _(PG)	Power good tr	ip voltage	V _{OUT} ramping positi	ve	V	_{OUT} – 2%	V_{OUT}	V
V _{hys}	Power good tr	ip voltage hysteresis	V _{OUT} ramping nega	tive		10%		
V _{OL}	Power good o	utput voltage low	$V_{OUT} = 0 \text{ V}, I_{(PG)} = 0$	1.6 mA			0.3	V
I _{lkg}	Power good	TPS60300	$V_{OUT} = 3.3 \text{ V}, V_{(PG)}$	= 3.3 V		0.01	0.1	· ·
	leakage current	TPS60301	V _{OUT} = 3 V, V _(PG) =	3 V		0.01	0.1	μΑ
V _{OH}	Power good	TPS60303			3			
	output voltage high	TPS60302	$I_{(PG)} = -5 \text{ mA}$		2.7			V
I _{OUT(PG,0)}	Output current at power good (sink)	All devices	V _(PG) = 0 V		1.6			mA
R _(PG,1)	Output resistance at	TPS60302, TPS60303	$V_{(PG)} = V_{O(OUT2)}$	$V_{(PG)} = V_{O(OUT2)}$		15		Ω
R _(PG,0)	power good	All devices	V _(PG) = 0 V			100		Ω



8.6 Typical Characteristics






Figure 2. Switching Frequency vs Input Voltage




9 Detailed Description

9.1 Overview

The TPS6030x charge pumps are voltage quadruplers that provide a regulated 3.3-V or 3-V output from a 0.9-V to 1.8-V input. They deliver a maximum load current of 20 mA. Designed specifically for space critical battery powered applications, the complete converter requires only five external capacitors and enables the design to use low-cost, small-sized, 1-µF ceramic capacitors. The TPS6030x circuits consist of an oscillator, a voltage reference, an internal resistive feedback circuit, an error amplifier, two charge pump stages with MOSFET switches, a shutdown and start-up circuit, and a control circuit.

9.2 Functional Block Diagram





9.3 Feature Description


9.3.1 Power-Good Detector

The power-good output is an open-drain output on the TPS60300 and TPS60301 or a push-pull output on the TPS60302 and TPS60303. The PG-output pulls low when the output of OUT2 is out of regulation. When the output rises to within 98% of regulation, the power-good output goes active high. In shutdown, power-good is pulled low. In normal operation, an external pullup resistor with the TPS60300 and TPS60301 is typically used to connect the PG pin to V_{OUT} . The resistor should be in the 100-k Ω to 1-M Ω range. If the PG output is not used, it should remain unconnected. Output current at PG (TPS60302, TPS60303) will reduce maximum output current at OUT2.

9.4 Device Functional Modes

9.4.1 Start-up Procedure

The device is enabled when EN is set from logic low to logic high. CP1 will first enter a DC start-up mode during which the capacitor on OUT1 is charged up to about V_{IN} . After that, it starts switching to boost the voltage further up to about two times V_{IN} . CP2 will then follow and charge up the capacitor on OUT2 to about the voltage on OUT1, after that, it will also start switching and boost up the voltage to its nominal value. EN must not exceed the highest voltage applied to the device.



9.4.2 Shutdown

Driving EN low disables the converter. This disables all internal circuits, reducing input current to only 0.05 μ A. Leakage current drawn from the output pins OUT1 and OUT2 is a maximum of 1 μ A. The device exits shutdown once EN is set high (see *Start-up Procedure*). The typical no-load, start-up time is 400 μ s. When the device is disabled, the load is isolated from the input. This is an important feature in battery operated products because it extends the battery shelf life.



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TPS6030x is a switched capacitor voltage converter providing low noise, constant-frequency linear regulation mode. It supports regulated output voltages of 3 V and 3.3 V from a 0.9-V to 1.8-V input voltage range.

10.2 Typical Application




Figure 3. Typical Operating Circuit

10.2.1 Design Requirements

The complete charge pump circuitry requires no inductors and only five small 1-µF ceramic capacitors. It is possible to only use 1-µF capacitors of the same type.

Copyright © 2000–2015, Texas Instruments Incorporated



Typical Application (continued)

10.2.2 Detailed Design Procedure

10.2.2.1 Capacitor Selection

The values of the five external capacitors of the TPS6030x charge pumps are closely linked to the required output current and the output noise and ripple requirements.

For the maximum output current and best performance, five ceramic capacitors with a minimum value of 1 μ F are recommended. This value is necessary to assure a stable operation of the system due to the linear mode. For lower currents or higher allowed output voltage ripple, other capacitors can be used. With flying capacitors lower than 1 μ F, the maximum output power will decrease. This means that the device will work in the linear mode with lower output currents.

The input capacitor improves system efficiency by reducing the input impedance and stabilizing the input current.

The minimum required capacitance of the output capacitor (C_{OUT}) that can be selected is 1 μ F. Depending on the maximum allowed output ripple voltage, larger values can be chosen. Table 1 shows capacitor values recommended for low output voltage ripple operation. A recommendation is given for the smallest size.

Table 1. Recommended Capacitor Values for Low Output Voltage Ripple Operation

V _{IN} [V]	I _{OUT(OUT2)} [mA]	C _{IN} [µF] CERAMIC	C _{XF} [μF] CERAMIC	C _{OUT} [µF] CERAMIC	V _{P-P} [mV] At 20 mA / V _{IN} = 1.1 V
0.91.8	020	1	1	1	16
0.91.8	020	1	1	2.2	10
0.91.8	020	1	1	10 // 0.1	6

Table 2. Recommended Capacitors

MANUFACTURER	PART NUMBER	SIZE	CAPACITANCE	TYPE
Taiyo Yuden	UMK212BJ104MG	805	0.1 μF	Ceramic
	LMK212BJ105KG	805	1 μF	Ceramic
	LMK212BJ225MG	805	2.2 μF	Ceramic
	JMK316BJ475KL	1206	4.7 μF	Ceramic
AVX	0805ZC105KAT2A	805	1 μF	Ceramic
	1206ZC225KAT2A	1206	2.2 μF	Ceramic

Table 3 lists the manufacturers of recommended capacitors. However, ceramic capacitors will provide the lowest output voltage ripple due to their typically lower ESR.

Table 3. Recommended Capacitor Manufacturers

MANUFACTURER	CAPACITOR TYPE	INTERNET
Taiyo Yuden	X7R/X5R ceramic	www.t-yuden.com
AVX	X7R/X5R ceramic	www.avxcorp.com
Vishay	X7R/X5R ceramic	www.vishay.com
Kemet	X7R/X5R ceramic	www.kemet.com
TDK	X7R/X5R ceramic	www.component.tdk.com



10.2.2.2 Output Filter Design

The power-good output is capable of driving light loads up to 5 mA (see Figure 4). Therefore, the output resistance of the power-good pin, in addition with an output capacitor, can be used as an RC-filter.




Figure 4. TPS60302, TPS60303 Push-Pull Power-Good Output-Stage as Filtered Supply

Due to R_(PG,1), an output filter can easily be formed with an output capacitor (C_{PG}). Cut-off frequency is given by:

$$f_{\rm c} = \frac{1}{2\pi R_{\rm (PG,1)} C_{\rm (PG)}}$$
 (1)

and ratio
$$V_{OUT} / V_{IN}$$
 is: $\left| \frac{V_{(PG,1)}}{V_{O(OUT2)}} \right| = \frac{1}{\sqrt{1 + \left(2\pi f R_{(PG,1)} C_{(PG)}\right)^2}}$ (2)

with $R_{(PG,1)} = 15 \Omega$, $C_{(PG)} = 0.1 \mu F$ and f = 600 kHz (at nominal switching frequency)

$$\left| \frac{V_{(PG,1)}}{V_{O(OUT2)}} \right| = 0.175$$
 (3)

Load current sourced by power-good output reduces maximum output current at OUT2. During start-up (power good going high) current charging $C_{(PG)}$ will discharge $C_{(OUT2)}$. Therefore, $C_{(PG)}$ must not be larger than 0.1 $C_{(OUT2)}$ or the device will not start. By charging $C_{(PG)}$ through $C_{(OUT2)}$, the output voltage at OUT2 will decrease. If the capacitance of $C_{(PG)}$ is to large, the circuit will detect power bad. The power-good output will go low and discharge $C_{(PG)}$. Then the cycle starts again. Figure 5 shows a configuration with an LC-post filter to further reduce output ripple and noise.






Figure 5. LC-Post Filter

Table 4. Recommended Values for Lowest Output Voltage Ripple

V _{IN} I _{O(OUT2)}		C _{IN} [µF]	C _{XF} [µF]	C _{OUT} [µF]	I Full	C _P [μF]	V _{P(OUT)}	
[V]	[mA] CERAMIC CERAMIC		CERAMIC	L _P [µH]	CERAMIC	V _{P-P} [mÝ]		
0.91.8	20	1	1	1	0.1	0.1 (X7R)	16	
0.91.8	20	1	1	1	0.1	1 // 0.1 (X7R)	12	
0.91.8	20	1	1	1	1	0.1 (X7R)	14	
0.91.8	20	1	1	10	1	1 // 0.1 (X7R)	3	






Figure 6. Application With MSP430; PG as Supply for Analog Circuits



10.2.3 Application Curves












Figure 19. TPS60300, TPS60302 Minimum Input Voltage vs Output Current




Figure 20. TPS60301, TPS60303 Minimum Input Voltage vs Output Current




Figure 21. Start-Up Timing Enable




Figure 22. Load Transient Response




Figure 23. Line Transient Response



11 Power Supply Recommendations

The TPS6030x devices have no special requirements for their input power supply. The output currents of the input power supply must be rated according to the supply voltage, output voltage, and output current of the TPS6030x.

12 Layout

12.1 Layout Guidelines

All capacitors must be soldered as close as possible to the IC. A PCB layout proposal for a two-layer board is shown in Figure 24. Care has been taken to connect all capacitors as close as possible to the circuit to achieve optimized output voltage ripple performance. The bottom layer is not shown in Figure 24. It only consists of a ground-plane with a single track between the two vias that can be seen in the left part of the top layer.

12.2 Layout Example




Figure 24. Recommended PCB Layout for TPS6030x (Top Layer)



12.3 Power Dissipation

The thermal resistance of the unsoldered package is $R_{\theta JA} = 294$ °C/W. Soldered on the EVM, a typical thermal resistance of $R_{\theta JA(EVM)} = 200$ °C/W was measured.

The thermal resistance can be calculated as shown in Equation 4.

$$R_{\theta JA} = \frac{T_J - T_A}{P_D}$$

where

- T_J is the junction temperature.
- T_A is the ambient temperature.
- P_D is the power that needs to be dissipated by the device.

The maximum power dissipation can be calculated as shown in Equation 5.

$$P_{D} = V_{IN} \times I_{IN} - V_{OUT} \times I_{OUT} = V_{IN(max)} \times [(3 \times I_{OUT} + I_{(SUPPLY)}] - V_{OUT} \times I_{OUT}$$
(5)

The maximum power dissipation happens with maximum input voltage and maximum output current:

At maximum load the supply current is approximately 2 mA.

$$P_D = 1.8 \text{ V} \times (3 \times 20 \text{ mA} + 2 \text{ mA}) - 3.3 \text{ V} \times 20 \text{ mA} = 46 \text{ mW}.$$
 (6)

With this maximum rating and the thermal resistance of the device on the EVM, the maximum temperature rise above ambient temperature can be calculated as shown in Equation 7.

$$\Delta T_{J} = R_{\theta,JA} \times P_{D} = 200^{\circ} \text{C/W} \times 46 \text{ mW} = 10^{\circ} \text{C}$$

$$(7)$$

This means that internal dissipation increases T₁ by 10°C.

The junction temperature of the device must not exceed 125°C.

This means the IC can easily be used at ambient temperatures as seen in Equation 8.

$$T_A = T_{J(max)} - \Delta T_J = 125^{\circ}C - 10^{\circ}C = 115^{\circ}C$$
 (8)

(4)



13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 5. Related Links

PARTS	PRODUCT FOLDER	PRODUCT FOLDER SAMPLE & BUY		TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS60300	Click here	Click here	Click here	Click here	Click here
TPS60301	Click here	Click here	Click here	Click here	Click here
TPS60302	Click here	Click here	Click here	Click here	Click here
TPS60303	Click here	Click here	Click here	Click here	Click here

13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





4-Mar-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS60300DGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALF	Samples
TPS60300DGSG4	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALF	Samples
TPS60300DGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALF	Samples
TPS60300DGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALF	Samples
TPS60301DGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALG	Samples
TPS60301DGSG4	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALG	Samples
TPS60301DGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALG	Samples
TPS60301DGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALG	Samples
TPS60302DGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALI	Samples
TPS60302DGSG4	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALI	Samples
TPS60302DGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALI	Samples
TPS60303DGS	OBSOLETE	VSSOP	DGS	10		TBD	Call TI	Call TI	-40 to 85	ALK	
TPS60303DGSG4	OBSOLETE	VSSOP	DGS	10		TBD	Call TI	Call TI	-40 to 85		
TPS60303DGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALK	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

4-Mar-2015

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Feb-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS60300DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS60301DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS60302DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS60303DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 13-Feb-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS60300DGSR	VSSOP	DGS	10	2500	340.5	338.1	20.6
TPS60301DGSR	VSSOP	DGS	10	2500	340.5	338.1	20.6
TPS60302DGSR	VSSOP	DGS	10	2500	367.0	367.0	38.0
TPS60303DGSR	VSSOP	DGS	10	2500	340.5	338.1	20.6

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>