











#### TPS22914B, TPS22914C, TPS22915B, TPS22915C

SLVSCO0C -JUNE 2014-REVISED JULY 2015

# TPS2291xx, 5.5-V, 2-A, 37mΩ On-Resistance Load Switch


#### **Features**

- Integrated Single Channel Load Switch
- Input Voltage Range: 1.05 V to 5.5 V
- Low On-Resistance (R<sub>ON</sub>)
  - R<sub>ON</sub> = 37 m $\Omega$  (Typ) at V<sub>IN</sub> = 5 V
  - R<sub>ON</sub> = 38 m $\Omega$  (Typ) at V<sub>IN</sub> = 3.3 V
  - R<sub>ON</sub> = 43 mΩ (Typ) at V<sub>IN</sub> = 1.8 V
- 2-A Maximum Continuous Switch Current
- Low Quiescent Current
  - 7.7  $\mu$ A (typ) at  $V_{IN} = 3.3 \text{ V}$
- Low Control Input Threshold Enables Use of 1.0-V or Higher GPIO
- Controlled Slew Rate
  - t<sub>R</sub>(TPS22914B/15B) = 64 µs at V<sub>IN</sub> = 3.3 V
  - t<sub>R</sub>(TPS22914C/15C) = 913 µs at V<sub>IN</sub> = 3.3 V
- Quick Output Discharge (TPS22915 only)
- Ultra-Small Wafer-Chip-Scale Package
  - 0.78 mm × 0.78 mm, 0.4-mm Pitch. 0.5-mm Height (YFP)
- ESD Performance Tested per JESD 22
  - 2-kV HBM and 1-kV CDM

# 2 Applications

- Smartphones / Mobile Phones
- Ultrathin / Ultrabook™ / Notebook PC
- Tablet PC / Phablet
- Wearable Technology
- Solid State Drives
- **Digital Cameras**

# **Simplified Schematic**



# 3 Description

The TPS22914/15 is a small, low  $R_{\rm ON}$ , single channel load switch with controlled slew rate. The device contains an N-channel MOSFET that can operate over an input voltage range of 1.05 V to 5.5 V and can support a maximum continuous current of 2 A. The switch is controlled by an on/off input, which is capable of interfacing directly with low-voltage control signals.

The small size and low R<sub>ON</sub> makes the device ideal for being used in space constrained, battery powered applications. The wide input voltage range of the switch makes it a versatile solution for many different voltage rails. The controlled rise time of the device greatly reduces inrush current caused by large bulk load capacitances, thereby reducing or eliminating power supply droop. The TPS22915 further reduces the total solution size by integrating a 143- $\Omega$  pulldown resistor for quick output discharge (QOD) when the switch is turned off.

The TPS22914/15 is available in a small, spacesaving 0.78 mm x 0.78 mm, 0.4-mm pitch, 0.5-mm height 4-pin Wafer-Chip-Scale (WCSP) package (YFP). The device is characterized for operation over the free-air temperature range of -40°C to 105°C.

#### Device Information<sup>(1)</sup>

_		·			
PART NUMBER	PACKAGE	BODY SIZE (NOM)			
TPS22914B	DSBGA (4) 0.78 mm x (	0.70 mm v 0.70 mm			
TPS22914C					
TPS22915B		0.76 Hilli X 0.76 Hilli			
TPS22915C					

(1) For all available packages, see the orderable addendum at the end of the datasheet.

 $R_{ON}$  vs  $V_{IN}$  ( $I_{OUT} = -200$  mA)






Table of (	Contents
------------	----------

1	Features 1		9.1 Overview	14
2	Applications 1		9.2 Functional Block Diagram	14
3	Description 1		9.3 Feature Description	14
4	Simplified Schematic 1		9.4 Device Functional Modes	15
5	Revision History	10	Application and Implementation	16
6	Device Comparison Table		10.1 Application Information	16
7	•		10.2 Typical Application	16
-	Pin Configuration and Functions	11	Power Supply Recommendations	18
8	Specifications4	12	Layout	18
	8.1 Absolute Maximum Ratings		12.1 Layout Guidelines	
	8.2 ESD Ratings		12.2 Layout Example	
	8.3 Recommended Operating Conditions	13	Device and Documentation Support	
	8.4 Thermal Information 4		13.1 Related Links	
	8.5 Electrical Characteristics		13.2 Community Resources	
	8.6 Switching Characteristics		13.3 Trademarks	
	8.7 Typical DC Characteristics		13.4 Electrostatic Discharge Caution	
	8.8 Typical AC Characteristics (TPS22914B/15B) 10		13.5 Glossary	
	8.9 Typical AC Characteristics (TPS22914C/15C) 12	14	•	20
9	Detailed Description 14	14	Mechanical, Packaging, and Orderable Information	20
				20

# **5** Revision History

Changes from Revision B (September 2014) to Revision C	Pag
Updated T <sub>A</sub> ratings in datasheet from 85°C to 105°C.	
Changes from Revision A (June 2014) to Revision B	Pag
Updated X-axis scales in th Typical Characteristics section.	
Changes from Original (June 2014) to Revision A	Pag
Initial release of full version.	




# 6 Device Comparison Table


DEVICE	R <sub>ON</sub> at 3.3V (TYP)	t <sub>R</sub> at 3.3V (TYP)	QUICK OUTPUT DISCHARGE	MAXIMUM OUTPUT CURRENT	ENABLE
TPS22914B	38 mΩ	64 µs	No	2 A	Active High
TPS22914C	38 mΩ	913 µs	No	2 A	Active High
TPS22915B	38 mΩ	64 µs	Yes	2 A	Active High
TPS22915C	38 mΩ	913 µs	Yes	2 A	Active High

YFP PACKAGE 4 PIN DSBGA TOP VIEW

# 7 Pin Configuration and Functions



LASER MARKING VIEW



**Pin Description** 

В	ON	GND
Α	VIN	VOUT
	2	1

#### **Pin Functions**

PIN		TYPE	DESCRIPTION
NAME	NO.	ITFE	DESCRIPTION
VOUT	A1	0	Switch output. Place ceramic bypass capacitor(s) between this pin and GND. See the <i>Detailed Description</i> section for more information.
VIN	A2	I	Switch input. Place ceramic bypass capacitor(s) between this pin and GND. See the <i>Detailed Description</i> section for more information.
GND	B1	-	Device ground.
ON	B2	I	Active high switch control input. Do not leave floating.



# 8 Specifications

#### 8.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT
$V_{IN}$	Input voltage range	-0.3	6	V
$V_{OUT}$	Output voltage range	-0.3	6	V
$V_{ON}$	ON voltage range	-0.3	6	V
$I_{MAX}$	Maximum continuous switch current		2	Α
I <sub>PLS</sub>	Maximum pulsed switch current, pulse < 300 μs, 2% duty cycle		2.5	Α
$T_J$	Maximum junction temperature		125	°C
T <sub>STG</sub>	Storage temperature range	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 8.2 ESD Ratings

		VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub> Electrostatic disch	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

#### 8.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

			MI	N	MAX	TINU
$V_{IN}$	Input voltage range	Input voltage range			5.5	V
V <sub>ON</sub>	ON voltage range	ON voltage range		0	5.5	V
V <sub>OUT</sub>	Output voltage range				$V_{\text{IN}}$	V
V <sub>IH, ON</sub>	High-level input voltage, ON	V <sub>IN</sub> = 1.05 V to 5.5 V		1	5.5	V
V <sub>IL, ON</sub>	Low-level input voltage, ON	V <sub>IN</sub> = 1.05 V to 5.5 V		0	0.5	V
T <sub>A</sub>	Operating free-air temperature ran	ge <sup>(1)</sup>	-	-40	105	°C
C <sub>IN</sub>	Input Capacitor			1 (2)		μF

<sup>(1)</sup> In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T<sub>A(max)</sub>] is dependent on the maximum operating junction temperature [T<sub>J(MAX)</sub>], the maximum power dissipation of the device in the application [P<sub>D(MAX)</sub>], and the junction-to-ambient thermal resistance of the part/package in the application (θ<sub>JA</sub>), as given by the following equation: T<sub>A(MAX)</sub> = T<sub>J(MAX)</sub> - (θ<sub>JA</sub> × P<sub>D(MAX)</sub>).

#### 8.4 Thermal Information

		TPS2291x		
	THERMAL METRIC <sup>(1)</sup>	YFP (DSBGA)	UNIT	
		4 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	193	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	2.3	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	36	°C/W	
ΨЈТ	Junction-to-top characterization parameter	12	°C/W	
ΨЈВ	Junction-to-board characterization parameter	36	°C/W	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> All voltage values are with respect to network ground terminal.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

<sup>(2)</sup> Refer to Detailed Description section



## 8.5 Electrical Characteristics

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature  $-40^{\circ}\text{C} \le T_{A} \le 105^{\circ}\text{C}$ . Typical values are for  $T_{A} = 25^{\circ}\text{C}$ .

	PARAMETER	TEST CON	DITION	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			\/ F \  \( \)	-40°C to 85°C		7.7	10.8	
			V <sub>IN</sub> = 5.5 V	-40°C to 105°C			12.1	
			., 50.,	-40°C to 85°C		7.6	9.6	
			V <sub>IN</sub> = 5.0 V	-40°C to 105°C			11.9	
			V 22V	-40°C to 85°C		7.7	9.6	
	Quiescent current		$V_{IN} = 3.3 \text{ V}$	-40°C to 105°C			12.0	
	(TPS22914B/15B)	$V_{ON} = 5 \text{ V}, I_{OUT} = 0 \text{ A}$	V 4.0.V	-40°C to 85°C		8.4	11.0	μΑ
			V <sub>IN</sub> = 1.8 V	-40°C to 105°C			13.5	
			V 4.0.V	-40°C to 85°C		7.4	10.4	
			V <sub>IN</sub> = 1.2 V	-40°C to 105°C			13.9	
			\/ 4.05.\/	-40°C to 85°C		6.7	10.9	
			V <sub>IN</sub> = 1.05 V	-40°C to 105°C			11.7	
I <sub>Q, VIN</sub>			\/ 55\/	-40°C to 85°C		7.7	11.5	
	Quiescent current (TPS22914C/15C)		$V_{IN} = 5.5 \text{ V}$	-40°C to 105°C			14.1	
			V 50V	-40°C to 85°C		7.6	11.1	μΑ
			V <sub>IN</sub> = 5.0 V	-40°C to 105°C			13.7	
		V <sub>ON</sub> = 5 V, I <sub>OUT</sub> = 0 A	V <sub>IN</sub> = 3.3 V	-40°C to 85°C		7.7	10.7	
				-40°C to 105°C			13.3	
			$V_{IN} = 1.8 \text{ V}$ $V_{IN} = 1.2 \text{ V}$	-40°C to 85°C		8.4	11.7	
				-40°C to 105°C			13.4	
				-40°C to 85°C		7.4	11.0	
				-40°C to 105°C			12.8	
			V 4.05.V	-40°C to 85°C		6.7	10.9	
			V <sub>IN</sub> = 1.05 V	-40°C to 105°C			10.9	
	•		V <sub>IN</sub> = 5.5 V	-40°C to 85°C		0.5	2	
			v <sub>IN</sub> = 5.5 v	-40°C to 105°C			3	
			V <sub>IN</sub> = 5.0 V	-40°C to 85°C		0.5	2	
			V <sub>IN</sub> = 5.0 V	-40°C to 105°C			3	
			\/ - 2.2.\/	-40°C to 85°C		0.5	2	
	Chutdown ourrant	V 0.V V 0.V	$V_{IN} = 3.3 \text{ V}$	-40°C to 105°C			3	
I <sub>SD, VIN</sub>	Shutdown current	$V_{ON} = 0 \text{ V}, V_{OUT} = 0 \text{ V}$	V 4.0.V	-40°C to 85°C		0.5	2	μA
			V <sub>IN</sub> = 1.8 V	-40°C to 105°C			3	
			V = 4.0 V	-40°C to 85°C		0.4	2	
			V <sub>IN</sub> = 1.2 V	-40°C to 105°C			3	
			V 4.05.V	-40°C to 85°C		0.4	2	
			V <sub>IN</sub> = 1.05 V	-40°C to 105°C			3	
I <sub>ON</sub>	ON pin input leakage current	V <sub>IN</sub> = 5.5 V, I <sub>OUT</sub> = 0 A		-40°C to 105°C			0.1	μΑ



## **Electrical Characteristics (continued)**

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature  $-40^{\circ}\text{C} \le T_{A} \le 105^{\circ}\text{C}$ . **Typical values are for T\_{A} = 25^{\circ}\text{C}.** 

	PARAMETER	TEST CONDITION	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			25°C		37	40	
		$V_{IN} = 5.5 \text{ V}, I_{OUT} = -200 \text{ mA}$	-40°C to 85°C			51	$m\Omega$
			-40°C to 105°C			57	
		25°C		37	41		
		$V_{IN} = 5.0 \text{ V}, I_{OUT} = -200 \text{ mA}$	-40°C to 85°C			51	$m\Omega$
			-40°C to 105°C			57	
			25°C		37	41	
		$V_{IN} = 4.2 \text{ V}, I_{OUT} = -200 \text{ mA}$	-40°C to 85°C			52	$m\Omega$
			-40°C to 105°C			58	
			25°C		38	41	
		$V_{IN} = 3.3 \text{ V}, I_{OUT} = -200 \text{ mA}$	-40°C to 85°C			52	mΩ
R <sub>ON</sub> On-Resistance		-40°C to 105°C			59		
	On-Resistance		25°C		38	42	
		$V_{IN} = 2.5 \text{ V}, I_{OUT} = -200 \text{ mA}$	-40°C to 85°C			53	mΩ
			-40°C to 105°C			58	
		25°C		43	48		
		V <sub>IN</sub> = 1.8 V, I <sub>OUT</sub> = -200 mA	-40°C to 85°C			59	$m\Omega$
			-40°C to 105°C			66	
		V <sub>IN</sub> = 1.2 V, I <sub>OUT</sub> = -200 mA	25°C		52	61	
			-40°C to 85°C			73	mΩ
			-40°C to 105°C			85	
			25°C		63	96	
		$V_{IN} = 1.05 \text{ V}, I_{OUT} = -200 \text{ mA}$	-40°C to 85°C			102	$m\Omega$
			-40°C to 105°C			107	
		V <sub>IN</sub> = 5.5 V			102		
		V <sub>IN</sub> = 5.0 V			100		
		V <sub>IN</sub> = 3.3 V			98		mV
$V_{HYS}$	ON pin hysteresis	V <sub>IN</sub> = 2.5 V	25°C		96		
		V <sub>IN</sub> = 1.8 V			96		
		V <sub>IN</sub> = 1.2 V			94		
		V <sub>IN</sub> = 1.05 V			92		
$R_{PD}^{(1)}$	Output pull down resistor	$V_{IN} = V_{OUT} = 3.3 \text{ V}, V_{ON} = 0 \text{ V}$	-40°C to 105°C		143	200	Ω


<sup>(1)</sup> TPS22915B only.



## 8.6 Switching Characteristics

Refer to the timing test circuit in Figure 1 (unless otherwise noted) for references to external components used for the test condition in the switching characteristics table. Switching characteristics shown below are only valid for the power-up sequence where VIN is already in steady state condition before the ON pin is asserted high.

PARAMETER	TEST CONDITION	TYP (TPS22914B/15B)	TYP (TPS22914C/15C)	UNIT
V, V <sub>ON</sub> = 5 V, T <sub>A</sub> = 25°C (unless ot	herwise noted)	·		
Turn-on time	$R_L$ = 10 Ω, $C_{IN}$ = 1 μF, $C_{OUT}$ = 0.1 μF	104	1300	μs
Turn-off time	$R_L = 10 \ \Omega, \ C_{IN} = 1 \ \mu F, \ C_{OUT} = 0.1 \ \mu F$	2	2	μs
V <sub>OUT</sub> rise time	$R_L$ = 10 Ω, $C_{IN}$ = 1 μF, $C_{OUT}$ = 0.1 μF	89	1277	μs
V <sub>OUT</sub> fall time	$R_L = 10 \ \Omega, \ C_{IN} = 1 \ \mu F, \ C_{OUT} = 0.1 \ \mu F$	2	2	μs
Delay time	$R_L = 10 \ \Omega, \ C_{IN} = 1 \ \mu F, \ C_{OUT} = 0.1 \ \mu F$	59	663	μs
3 V, V <sub>ON</sub> = 5 V, T <sub>A</sub> = 25°C (unless	otherwise noted)			
Turn-on time	$R_L = 10 \ \Omega, \ C_{IN} = 1 \ \mu F, \ C_{OUT} = 0.1 \ \mu F$	83	1077	μs
Turn-off time	$R_L = 10 \Omega$ , $C_{IN} = 1 \mu F$ , $C_{OUT} = 0.1 \mu F$	2	2	μs
V <sub>OUT</sub> rise time	$R_L = 10 \Omega$ , $C_{IN} = 1 \mu F$ , $C_{OUT} = 0.1 \mu F$	64	913	μs
V <sub>OUT</sub> fall time	$R_L = 10 \ \Omega, \ C_{IN} = 1 \ \mu F, \ C_{OUT} = 0.1 \ \mu F$	2	2	μs
Delay time	$R_L = 10 \ \Omega, \ C_{IN} = 1 \ \mu F, \ C_{OUT} = 0.1 \ \mu F$	52	622	μs
05 V, V <sub>ON</sub> = 5 V, T <sub>A</sub> = 25°C (unless	s otherwise noted)			
Turn-on time	$R_L = 10 \ \Omega, \ C_{IN} = 1 \ \mu F, \ C_{OUT} = 0.1 \ \mu F$	61	752	μs
Turn-off time	$R_L = 10 \Omega$ , $C_{IN} = 1 \mu F$ , $C_{OUT} = 0.1 \mu F$	3	3	μs
V <sub>OUT</sub> rise time	$R_L = 10 \Omega$ , $C_{IN} = 1 \mu F$ , $C_{OUT} = 0.1 \mu F$	28	409	μs
V <sub>OUT</sub> fall time	$R_L = 10 \Omega$ , $C_{IN} = 1 \mu F$ , $C_{OUT} = 0.1 \mu F$	2	2	μs
Delay time	$R_L = 10 \Omega$ , $C_{IN} = 1 \mu F$ , $C_{OUT} = 0.1 \mu F$	47	547	μs
	V, V <sub>ON</sub> = 5 V, T <sub>A</sub> = 25°C (unless of Turn-on time Turn-off time V <sub>OUT</sub> rise time V <sub>OUT</sub> fall time Delay time 3 V, V <sub>ON</sub> = 5 V, T <sub>A</sub> = 25°C (unless Turn-on time Turn-off time V <sub>OUT</sub> fall time Delay time 05 V, V <sub>ON</sub> = 5 V, T <sub>A</sub> = 25°C (unless Turn-on time Turn-off time V <sub>OUT</sub> fall time Delay time 05 V, V <sub>ON</sub> = 5 V, T <sub>A</sub> = 25°C (unless Turn-on time Turn-off time V <sub>OUT</sub> rise time V <sub>OUT</sub> rise time V <sub>OUT</sub> rise time V <sub>OUT</sub> fall time	$ V, V_{ON} = 5 \text{ V}, T_{A} = 25 \text{ 'C (unless otherwise noted)}  $ $ Turn-on time                                   $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$



A. Rise and fall times of the control signal is 100ns

Figure 1. Test Circuit





Figure 2. Timing Waveforms




## 8.7 Typical DC Characteristics






# **Typical DC Characteristics (continued)**




# TEXAS INSTRUMENTS

# 8.8 Typical AC Characteristics (TPS22914B/15B)






# Typical AC Characteristics (TPS22914B/15B) (continued)




# TEXAS INSTRUMENTS

# 8.9 Typical AC Characteristics (TPS22914C/15C)





# Typical AC Characteristics (TPS22914C/15C) (continued)






#### 9 Detailed Description

#### 9.1 Overview

The device is a 5.5-V, 2-A load switch in a 4-pin YFP package. To reduce voltage drop for low voltage and high current rails, the device implements an ultra-low resistance N-channel MOSFET which reduces the drop out voltage through the device.

The device has a controlled and fixed slew rate which helps reduce or eliminate power supply droop due to large inrush currents. During shutdown, the device has very low leakage currents, thereby reducing unnecessary leakages for downstream modules during standby. Integrated control logic, driver, charge pump, and output discharge FET eliminates the need for any external components, which reduces solution size and bill of materials (BOM) count.

## 9.2 Functional Block Diagram



# 9.3 Feature Description

#### 9.3.1 On/Off Control

The ON pins control the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.0-V or higher GPIO voltage. This pin cannot be left floating and must be driven either high or low for proper functionality.



#### **Feature Description (continued)**

#### 9.3.2 Input Capacitor (C<sub>IN</sub>)

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between VIN and GND. A 1- $\mu$ F ceramic capacitor,  $C_{IN}$ , placed close to the pins, is usually sufficient. Higher values of  $C_{IN}$  can be used to further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

#### 9.3.3 Output Capacitor (C<sub>L</sub>)

Due to the integrated body diode in the MOSFET, a  $C_{IN}$  greater than  $C_L$  is highly recommended. A  $C_L$  greater than  $C_{IN}$  can cause  $V_{OUT}$  to exceed  $V_{IN}$  when the system supply is removed. This could result in current flow through the body diode from VOUT to VIN. A  $C_{IN}$  to  $C_L$  ratio of 10 to 1 is recommended for minimizing  $V_{IN}$  dip caused by inrush currents during startup.

#### 9.4 Device Functional Modes

Table 1 describes the connection of the VOUT pin depending on the state of the ON pin.

**Table 1. VOUT Connection** 

ON	TPS22914	TPS22915
L	Open	GND
Н	VIN	VIN



# 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 10.1 Application Information

This section will highlight some of the design considerations when implementing this device in various applications. A PSPICE model for this device is also available in the product page of this device.

# 10.2 Typical Application

This typical application demonstrates how the TPS22914 and TPS22915 can be used to power downstream modules.




Figure 35. Typical Application Schematic

#### 10.2.1 Design Requirements

For this design example, use the following as the input parameters:

DESIGN PARAMETER	EXAMPLE VALUE
V <sub>IN</sub>	5.0 V
Load Current	2 A



#### 10.2.2 Detailed Design Procedure

To begin the design process, the designer needs to know the following:

- V<sub>IN</sub> voltage
- Load Current

# 10.2.2.1 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the  $R_{ON}$  of the device and the load current. The  $R_{ON}$  of the device depends upon the VIN conditions of the device. Refer to the  $R_{ON}$  specification of the device in the *Electrical Characteristics* table of this datasheet. Once the  $R_{ON}$  of the device is determined based upon the VIN conditions, use Equation 1 to calculate the VIN to VOUT voltage drop:

$$\Delta V = I_{LOAD} \times R_{ON} \tag{1}$$

Where:

 $\Delta V$  = voltage drop from VIN to VOUT

 $I_{LOAD}$  = load current

 $R_{ON}$  = On-resistance of the device for a specific  $V_{IN}$ 

An appropriate I<sub>LOAD</sub> must be chosen such that the I<sub>MAX</sub> specification of the device is not violated.

#### 10.2.2.2 Inrush Current

To determine how much inrush current will be caused by the C<sub>L</sub> capacitor, use Equation 2:

$$I_{INRUSH} = C_{L} \times \frac{dV_{OUT}}{dt}$$
 (2)

Where:

 $I_{INRUSH}$  = amount of inrush caused by  $C_L$ 


C<sub>L</sub> = capacitance on VOUT

dt = rise time in VOUT during the ramp up of VOUT when the device is enabled

dV<sub>OUT</sub> = change in VOUT during the ramp up of VOUT when the device is enabled

An appropriate  $C_L$  value should be placed on VOUT such that the  $I_{MAX}$  and  $I_{PLS}$  specifications of the device are not violated.

#### 10.2.3 Application Curves





# 11 Power Supply Recommendations

The device is designed to operate from a VIN range of 1.05 V to 5.5 V. This supply must be well regulated and placed as close to the device terminal as possible with the recommended 1- $\mu$ F bypass capacitor. If the supply is located more than a few inches from the device terminals, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. If additional bulk capacitance is required, an electrolytic, tantalum, or ceramic capacitor of 1  $\mu$ F may be sufficient.

#### 12 Layout

#### 12.1 Layout Guidelines

- 1. VIN and VOUT traces should be as short and wide as possible to accommodate for high current.
- 2. The VIN pin should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is 1-μF ceramic with X5R or X7R dielectric. This capacitor should be placed as close to the device pins as possible.
- 3. The VOUT pin should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is one-tenth of the VIN bypass capacitor of X5R or X7R dielectric rating. This capacitor should be placed as close to the device pins as possible.

#### 12.1.1 Thermal Considerations

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal and short-circuit operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. To calculate the maximum allowable dissipation,  $P_{D(max)}$  for a given output current and ambient temperature, use Equation 3:

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_A}{\theta_{JA}}$$
(3)

Where:

 $P_{D(MAX)}$  = maximum allowable power dissipation

 $T_{J(MAX)}$  = maximum allowable junction temperature (125°C for the TPS22914/15)

 $T_A$  = ambient temperature of the device

 $\theta_{JA}$  = junction to air thermal impedance. Refer to the *Thermal Information* table. This parameter is highly dependent upon board layout.



# 12.2 Layout Example




Figure 38. Recommended Board Layout



# 13 Device and Documentation Support

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS22914B	Click here	Click here	Click here	Click here	Click here
TPS22914C	Click here	Click here	Click here	Click here	Click here
TPS22915B	Click here	Click here	Click here	Click here	Click here
TPS22915C	Click here	Click here	Click here	Click here	Click here

#### 13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 13.3 Trademarks

E2E is a trademark of Texas Instruments.

Ultrabook is a trademark of Intel.

All other trademarks are the property of their respective owners.

#### 13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





23-Apr-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TPS22914BYFPR	ACTIVE	DSBGA	YFP	4	3000	(2) Green (RoHS & no Sb/Br)	SNAGCU	(3) Level-1-260C-UNLIM	-40 to 85	S3 K	Samples
TPS22914BYFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	S3 K	Samples
TPS22914CYFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	S6	Samples
TPS22914CYFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	S6	Samples
TPS22915BYFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	S4 K	Samples
TPS22915BYFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	S4 K	Samples
TPS22915CYFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	S7	Samples
TPS22915CYFPT	ACTIVE	DSBGA	YFP	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	S7	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# PACKAGE OPTION ADDENDUM

23-Apr-2016

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 10-Aug-2016


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All dimensions are nominal		1						_				1
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22914BYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22914BYFPR	DSBGA	YFP	4	3000	178.0	9.2	0.85	0.85	0.59	4.0	8.0	Q1
TPS22914BYFPT	DSBGA	YFP	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22914BYFPT	DSBGA	YFP	4	250	178.0	9.2	0.85	0.85	0.59	4.0	8.0	Q1
TPS22914CYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22914CYFPT	DSBGA	YFP	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22915BYFPR	DSBGA	YFP	4	3000	178.0	9.2	0.85	0.85	0.59	4.0	8.0	Q1
TPS22915BYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22915BYFPT	DSBGA	YFP	4	250	178.0	9.2	0.85	0.85	0.59	4.0	8.0	Q1
TPS22915CYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22915CYFPT	DSBGA	YFP	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1

www.ti.com 10-Aug-2016




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22914BYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22914BYFPR	DSBGA	YFP	4	3000	220.0	220.0	35.0
TPS22914BYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TPS22914BYFPT	DSBGA	YFP	4	250	220.0	220.0	35.0
TPS22914CYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22914CYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TPS22915BYFPR	DSBGA	YFP	4	3000	220.0	220.0	35.0
TPS22915BYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22915BYFPT	DSBGA	YFP	4	250	220.0	220.0	35.0
TPS22915CYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22915CYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0

YFP (S-XBGA-N4)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity