TLE8209-2

SPI Programmable H-Bridge

Automotive Power





Table of Contents

Table of Contents

I	Overview	. 3
2.1 2.2 2.3	Pin Configuration Pin Assignment Pin Definitions and Functions Terms	. 4 . 5
3	Block Diagram	. 7
1 1.1 1.2 1.3	General Product Characteristics Absolute Maximum Ratings Operating Range Thermal Resistance	. 8
5.1 5.2 5.3 5.4	Power Supply Basic Supply Characteristics VDD Monitoring VDDIO - Digital Output Supply and Diagnostic Mode Selection Electrical Characteristics Power Supply and V _{DD} -Monitoring	10 10 11 12
6	Logic Inputs and Outputs	13
7 7.1 7.2 7.3	Power Stages Parallel or SPI Control H-Bridge or Single Switch Usage Electrical Characteristics Power Stages	15 15
3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9 3.10	Protection and Monitoring Diagnosis in Status Flag Mode Current Limitation Temperature Dependent Current Reduction Short Circuit to Ground Short Circuit to Battery Short Circuit across the Load Overtemperature Undervoltage Shut-Down Open Load Diagnosis Electrical Characteristics	19 20 20 21 21 21 21 23
) 9.1 9.2 9.3	SPI Interface General SPI Characteristics SPI Communication Electrical Characteristics SPI	26 27
10	Application Information	36
11	Package Outlines TLE8209-2SA	38
12	Package Outlines TLE8209-2E	39
13	Revision History	40

SPI Programmable H-Bridge

TLE8209-2






1 Overview

Features

- Programmable current limitation from 1.5 to 8.6 A typ.
- Full path $R_{\rm DSon}$ of 240 m Ω (typ. at Tj=25°C)
- Operating battery supply voltage 4.5 V to 28 V
- Operating logic supply voltage 4.4 to 5.25 V
- Low standby current (8 µA typ.)
- Logic inputs TTL/CMOS-compatible
- All I/O pins overvoltage tolerant up to 18 V
- · Enable and disable input
- Short circuit and overtemperature protection
- V_S undervoltage shutdown
- V_{DD} over and undervoltage monitoring
- Open load detection in off condition
- Temperature dependent current reduction
- Extensive diagnosis capabilities via SPI interface
- Status Flag for basic diagnosis without SPI
- · Configurable as H-bridge or two independent half bridges
- Control of power stages by parallel inputs or via SPI
- Output switching frequency up to 11 kHz
- Slewrate programmable through SPI
- · Excellent EMC performance
- AEC qualified
- · Green product (RoHS compliant)



PG-DSO-20-65



PG-DSO-20-71

Functional Description

The TLE8209-2 is a SPI programmable H-bridge, designed for the control of DC motors in safety critical automotive applications. It features four selectable current ranges, two selectable slew rate settings and extensive diagnosis via SPI. The device monitors the digital supply voltage $V_{\rm DD}$ and shuts down the output stages in case of $V_{\rm DD}$ over- or undervoltage, thus providing a safe switch off path in case of malfunction of the digital control circuitry.

In order to reduce power dissipation in extreme thermal conditions the current limitation threshold is reduced linearly for junction temperatures over 165°C. A thermal warning bit is set in the SPI.

The two half bridges can also be used independently to drive two separate loads like solenoids or unidirectional DC motors.

Туре	Package	Body Width	Marking
TLE8209-2SA	PG-DSO-20-65	430 mil	TLE8209-2SA
TLE8209-2E	PG-DSO-20-71	300 mil	TLE8209-2E

Data Sheet 3 Rev. 1.4, 2014-10-28



Pin Configuration

2 Pin Configuration

2.1 Pin Assignment




Figure 1 Pinout TLE8209-2SA




Figure 2 Pinout TLE8209-2E



Pin Configuration

2.2 Pin Definitions and Functions

Pin	Symbol	Function in SPI Mode	Function in Status Flag Mode
1	GND	Ground	Ground
2	SO	SPI Serial Data Out	no function - connect to GND
3	VDDIO	Supply Voltage for Logic Output Buffer	Switches to SF-mode if connected to GND
4	SS/SF	Slave Select (low active)	Status Flag (low active)
5	СР	Pin for external Charge Pump Capacitor	Pin for external Charge Pump Capacitor
6	VS	Battery Supply Voltage, has to be connected to pin 15	Battery Supply Voltage, has to be connected to pin 15
7	IN1	Input 1	Input 1
8	OUT1	Output 1	Output 1
9	DIS	Disable	Disable
10	GND	Ground	Ground
11	GND	Ground	Ground
12	ABE	Bidirectional Enable Pin	Bidirectional Enable Pin
13	OUT2	Output 2	Output 2
14	IN2	Input 2	Input 2
15	VS	Input battery supply voltage, has to be connected to pin 6	Input battery supply voltage, has to be connected to pin 6
16	SI	SPI Serial Data Input	no function - connect to GND
17	SCK	SPI Clock	no function - connect to GND
18	VDD	$V_{ m DD}$ supply	$V_{ m DD}$ supply
19	GNDABE	Sense ground for V_{DD} monitoring	Sense ground for V_{DD} monitoring
20	GND	Ground	Ground
21	GND	Heatslug - connect to GND	Heatslug - connect to GND



Pin Configuration

2.3 Terms




Figure 3 Terms TLE8209-2



Block Diagram

3 Block Diagram




Figure 4 Block Diagram TLE8209-2



General Product Characteristics

4 General Product Characteristics

4.1 Absolute Maximum Ratings

Absolute Maximum Ratings 1)

 T_j = -40 ·C to 150 ·C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit	Values	Unit	Test Conditions / Comment	
			Min.	Max.			
4.1.1	Junction temperature	T_{i}	-40	150	°C	_	
		,	150	175		100h cumulative	
4.1.2	Storage temperature	T_{s}	-55	150	°C	_	
4.1.3	Ambient temperature	T_{a}	-40	125	°C	_	
4.1.4	Battery supply voltage	V_{S}	-0.5	40	V	Static destruction proof	
			-2	40	V	Dynamic destruction proof $t < 0.5$ s (single pulse, $T_{jstart} < 85$ °C)	
4.1.5	Logic supply voltage	V_{DD}	-0.5	18	V	_	
4.1.6	Supply for logic out	V_{DDIO}	-0.5	18	V	_	
4.1.7	Voltage at logic pins ABE, IN1, IN2, DIS, SCK, SS/SF, SI	V_{IN}	-0.5	18	V	-	
4.1.8	Voltage at SO	V_{SO}	-0.5	<i>V</i> _{DDIO} +0.3	V	-	
4.1.9	Voltage at CP	V_{CP}	V _S -0.3	V _S +5.0	V	0V < V _S < 40V	
4.1.10	Voltage at GNDABE	V_{GNDABE}	V_{GND} -0.3	$V_{\rm GND}$ +0.3	V		
ESD Su	sceptibility	<u>.</u>			*		
4.1.11	ESD Resistivity to GND	V_{ESD}	-2	2	kV	HBM ²⁾	
4.1.12			-8	8	kV	HBM ²⁾ , Pins OUT1 and OUT2	
4.1.13			-500	500	V	CDM ³⁾	
4.1.14			-750	750	V	CDM ³⁾ , Pins 1, 10, 11, 20	

¹⁾ Not subject to production test, specified by design.

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

²⁾ ESD susceptibility HBM according to EIA/JESD22-A114-B (1.5kΩ, 100pF)

³⁾ ESD susceptibility, Charged Device Model "CDM" EIA/JESD22-C101



General Product Characteristics

4.2 Operating Range

Pos.	Parameter	Symbol	Limit Values		Unit	Remark
			Min.	Max.		
4.2.1	$V_{\rm S}$ supply voltage range	V_{S}	4.5	28	V	_
4.2.2	V_{DD} supply voltage	V_{DD}	4.4	5.25	V	-
4.2.3	V_{DDIO} supply voltage	V_{DDIO}	0	5.5	V	-
4.2.4	PWM frequency	f	_	11	kHz	_
4.2.5	Junction temperature	T_{J}	-40	150	°C	-

Note: Within the operating range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

4.3 Thermal Resistance

Pos.	Parameter	Symbol	Limit Values			Unit	Remark
			Min.	Тур.	Max.		
TLE82	09-2SA (PG-DSO-20-65)				+		
4.3.6	Junction to Case ¹⁾	R_{thJC}	_	_	1.6	K/W	_
4.3.7	Junction to Ambient ¹⁾	R_{thJA}	_	17	_	K/W	2)
TLE82	09-2E (PG-DSO-20-71)	-				<u> </u>	
4.3.8	Junction to Case ¹⁾	R_{thJC}	-	_	4.6	K/W	_
4.3.9	Junction to Ambient ¹⁾	R_{thJA}	_	30	_	K/W	2)

¹⁾ Not subject to production test, specified by design.

²⁾ Simulation according to Jedec JESD51-2,-5,-7; natural convection; FR4 2s2p board 76.2 x 114.3 x 1.5 mm (2 x 70μ m Cu, 2 x 35μ m Cu)



Power Supply

5 Power Supply

5.1 Basic Supply Characteristics

The TLE8209-2 has three different supply pins: VDD, VS and VDDIO. VDD is used to supply the internal logic circuitry. VS connects to battery voltage and supplies the output stages. The voltage at pin VDDIO defines the high level output voltage at the pin SO of the SPI interface. VDDIO is also used as a mode select pin. If VDDIO is connected to ground, the device is set to status flag mode (SPI inactive).

On power up the device will enter a functional state when $V_{\rm DD}$ rises above the functional reset threshold $V_{\rm DD_RES}$. In this state all output stages are inactive and internal registers are cleared. When $V_{\rm DD}$ rises further above the power on reset threshold $V_{\rm DD\ POR}$ the device starts operation with a delay time of $t_{\rm POR}$.

5.2 VDD Monitoring

The logic supply voltage level at the pin VDD is monitored. If the voltage at $\underline{\text{pin }V_{DD}}$ is out of the permissible range of V_{DD_L} ... V_{DD_H} the power stages of TLE8209-2 are switched off and pin $\overline{\text{ABE}}$ is pulled to ground. To suppress glitches in the V_{DD} monitoring, a glitch filter is implemented. V_{DD} is measured with reference to pin GNDABE. The state of VDD monitoring is stored in STATCON_REG and can be read out via SPI.

The output stages can also be turned off by pulling the ABE pin to ground externally.

In case of VDD failure, the output stages are switched off, even if the pin \overline{ABE} should be connected to a high level signal because of external short circuit to VDD or battery voltage (up to 18V). OUT1 and OUT2 cannot be switched on in over- or undervoltage condition, switching off is always possible. A power on reset ($V_{DD} < V_{DD_POR}$) switches off all stages without delay.

Control of VDD-monitoring is possible in SPI mode only. Detailed information (differentiation of over and undervoltage detection) is only possible by SPI interface.

Behavior of VDD monitoring in SF mode:

- monitoring is present with the specified values for over- and undervoltage
- any test of over- and undervoltage threshold is not possible
- the latch for overvoltage is disabled

VDD Undervoltage

If the VDD voltage is lower than the supply voltage supervisory lower threshold $(V_{\rm DD_THL})$, output stages are shut off after a filtering time $(t_{\rm FIL_OFF})$ and the bi-directional pin $\overline{\rm ABE}$ is pulled low. At the transition from undervoltage to normal voltage the signal at pin $\overline{\rm ABE}$ goes high and the output stages will return to normal operation after a filtering time $(t_{\rm FIL_ON})$ has expired. For output control via SPI the bits MUX and SINx in the config register have to be reprogrammed. New failures are not stored to diagnostic registers during undervoltage, register content remains valid, writing new information to configuration registers is possible as far as they are not reset by $\overline{\rm ABE}$. If VDD falls below the power-on-reset supply voltage $(V_{\rm DD_POR})$ all stages are shut off and $\overline{\rm ABE}$ is switched active low. When VDD is rising above the power-on-reset supply voltage threshold $(V_{\rm DD_POR})$ a power-on-reset is generated $(t_{\rm POR})$, setting all registers to its default state.

VDD Overvoltage

If the VDD voltage is higher than the supply voltage supervisory upper threshold ($V_{\rm DD_THH}$), all output stages are shut off after a filtering time ($t_{\rm FIL_OFF}$) and the bi-directional pin ABE is pulled low. The behavior of the ABE level and output stages on the return of VDD from overvoltage to the correct range is configured in STATCON_REG, bit CONFIG0)

CONFIG0='1': ABE is latched and outputs remain off after overvoltage. Return to normal operation is only possible with power-on reset or by changing this bit via SPI.



Power Supply

CONFIG0='0': ABE is inactive after VDD returned to normal operating voltage and filtering time has expired.

At the transition from overvoltage to normal condition, the output stages will return to normal operation. For output control via SPI the bits MUX and SINx in the config register have to be re-programmed. New failures are not stored to diagnostic registers during overvoltage, register content remains valid, writing new information to configure registers is possible as far as they are not reset by \overline{ABE} .

VDD Monitoring Test Mode

Testing of VDD monitoring is possible in SPI mode only. The latch function for over voltage at VDD has to be switched of (CONFIG0=0 in STATCON REG)

Testing upper threshold:

By writing 00xxxxxxb into STATCON_REG, the overvoltage threshold is reduced to VDD_TEST_H. STATCON_REG bit 2 and 0 have to be LOW then. After writing 1xxxxxxxxb to STATCON_REG, bit 2 and 0 in STATCON REG must be HIGH again

Testing lower threshold:

By writing 01xxxxxxb into STATCON_REG, the undervoltage threshold is increased to VDD_TEST_L. STATCON_REG bit 2 and 1 have to be LOW then. After writing 1xxxxxxxxb to STATCON_REG, bit 2 and 1 in STATCON_REG must be HIGH again.

5.3 VDDIO - Digital Output Supply and Diagnostic Mode Selection

The voltage at $V_{\rm DDIO}$ is used to supply the output buffer at the SO pin (serial output of SPI-interface). The VDDIO pin is also used to select SPI- or in status flag (SF) diagnostic mode. As soon as $V_{\rm DDIO}$ is lower than $V_{\rm DDIO_L}$, the device is put into status flag mode.




Figure 5 $V_{\rm DDIO}$ and SO-Pin



Power Supply

5.4 Electrical Characteristics Power Supply and V_{DD}-Monitoring

Electrical Characteristics: Power Supply and $\mathbf{V}_{\mathrm{DD}}\text{-}\mathbf{Monitoring}$

Pos.	Parameter	Symbol	ı	Limit Val	ues	Unit	Test Conditions	
			Min.	Тур.	Max.			
Supply								
5.4.1	Supply Current	$I_{ m VS}$	_	8	20	μA	$I_{\text{OUT}} = 0 \text{ A, V}_{\text{DD}} = 0 \text{V,}$ $V_{\text{S}} < 18 \text{ V, T}_{\text{j}} < 125 ^{\circ}\text{C}$	
			_	2.1	4	mA	bridge disabled, $I_{\rm OUT}$ = 0 A, 5 V < $V_{\rm S}$ < 18 V	
			_	2.5	5	mA	f = 2 kHz, $I_{\rm OUT}$ = 0 A, 5 V < $V_{\rm S}$ < 18 V	
			_	4	9	mA	$f = \text{10 kHz}, I_{\text{OUT}} = \text{0 A}, \\ \text{5 V} < V_{\text{S}} < \text{18 V}$	
			_	4.8	13	mA	f = 10 kHz, $I_{\rm OUT}$ = 0 A, 5 V < $V_{\rm S}$ < 28 V	
5.4.2	Functional Reset Threshold	$V_{\mathrm{DD_RES}}$	_	1.4	2.5	V	_	
5.4.3	Power On Reset Threshold	$V_{ m DD_POR}$	3.5	3.75	4.0	V	_	
5.4.4	Power On Reset Delay Time	t_{POR}	_	0.22	0.5	ms	$V_{\rm DD}$ = on> output stage active, no load	
5.4.5	VDD Input current	I_{DD}	_	7	9	mA	4.5V < V _{DD} < 5.5V	
5.4.6	VDDIO Input current	I_{DDIO}	_	30	100	μA	SPI-mode no load at SO no SPI communication	
5.4.7	SF-mode Threshold	V_{DDIO_L}	_	_	1.0	V	_	
5.4.8	SPI-mode Threshold	V_{DDIO_H}	2.0	_	_	V	_	
5.4.9	Mode selection hysteresis	V _{DDIO_HYS}	0.2	0.5	1.0	V	_	
$V_{DD} ext{-}Mo$	nitoring		<u>'</u>					
5.4.10	Overvoltage threshold	$V_{ m DD_THH}$	5.25	5.4	5.5	V	Voltage referred to	
5.4.11	Undervoltage threshold	$V_{ m DD_THL}$	4.2	4.3	4.4	V	GNDABE	
5.4.12	Test mode reduced Overvoltage threshold	$V_{ m DD_TEST_H}$	4.2	4.3	4.4	V		
5.4.13	Test mode increased Undervoltage threshold	$V_{ m DD_TEST_L}$	5.25	5.4	5.5	V		
5.4.14	Filter time for glitch suppression	t_{FIL}	60	100	135	μS	_	
5.4.15	Maximum Slew Rate on VDD ¹⁾	$V_{ m DD_slew}$	_	-	0.5	V/µs	_	

¹⁾ Not subject to production test; specified by design



Logic Inputs and Outputs

6 Logic Inputs and Outputs

The threshold specifications for the logic inputs are compatible to both 5 and 3.3 V standard CMOS microcontroller ports. All inputs (except \overline{ABE}) feature internal pull-up current sources. The logic output SO is supplied by $V_{\rm DDIO}$. $V_{\rm DDIO}$ can be supplied with either 5 or 3.3 V, so the output thresholds of SO can be configured to the required I/O voltage.

Electrical Characteristics: Control Inputs

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			Min.	Тур.	Max.		
IN1, IN2						1	
6.0.1	Low level	V_{INx_L}	-0.3	_	1.0	V	_
6.0.2	High level	V_{INx_H}	2.0	_	V _{DD} +0.3	V	_
6.0.3	Hysteresis	V_{INx_HYS}	0.2	_	1.0	V	_
6.0.4	Input Current (Pull Up)	I_{INx}	-30	-20	-10	μΑ	0 V < V _{INx} < 2.1 V
6.0.5			0	2	5	μΑ	V _{INx} > 3.0 V
6.0.6	Input Capacity ¹⁾	C _{INx}	_	_	20	pF	2)
DIS							
6.0.7	Low level	V_{DIS_L}	-0.3	_	1.0	V	_
8.0.8	High level	V_{DIS_H}	2.0	_	V _{DD} +0.3	V	_
6.0.9	Hysteresis	V_{DIS_HYS}	0.2	_	1.0	V	_
6.0.10	Input Current (Pull Up)	I_{DIS}	-200	-125	-50	μΑ	$0 \text{ V} < V_{\text{DIS}} < 2.1 \text{ V}$
6.0.11			0	2	5	μΑ	V _{DIS} > 3.0 V
6.0.12	Input Capacity ¹⁾	C _{DIS}	_	_	20	pF	2)
6.0.13	Minimum Pulse Width ¹⁾	t _{DIS}	0.4	0.8	1.5	μs	_
ABE						•	
6.0.14	Output low-level voltage	V_{ABE_OUTL}	_	_	1.2	V	$V_{ m DD_THH} < V_{ m DD}$ < 18 V $I_{ m ABE}$ < 5 mA
6.0.15			_	-	1.0	V	$2.5 \text{ V} < V_{\text{DD}} < V_{\text{DD_THL}}$ $I_{\text{ABE}} < 1 \text{ mA}$
6.0.16	Input threshold high	V_{ABE_INH}	0.7*V _{DD}	_	_	V	_
5.0.17	Input threshold low	V_{ABE_INL}	_	_	0.3*V _{DD}	V	_
5.0.18	Hysteresis	V_{ABE_INHY}	0.2	_	1.0	V	_
6.0.19	Minimum pulse width ¹⁾	t_{ABE}	0.4	0.8	1.5	μs	_
6.0.20	ABE Input current (Pull	-I _{ABE_L}	20	40	120	μΑ	1.5 V < V _{ABE} < 18 V
6.0.21	Down)	_	0	_	60	μΑ	$0 \text{ V} < V_{ABE} < 1.5 \text{ V}$
SI	•				·	1	•
6.0.22	Low level	V_{SI_L}	-0.3	_	1.0	V	_
6.0.23	High level	V_{SI_H}	2.0	_	V _{DD} +0.3	V	_
6.0.24	Hysteresis	V_{SI_HYS}	0.2	_	1.0	V	_
6.0.25	Input Current (Pull Up)	I_{SI}	-30	-20	-10	μΑ	$0 \text{ V} < V_{SI} < 2.1 \text{ V}$
6.0.26	Input Capacity ¹⁾	C _{SI}			14	pF	2)



Logic Inputs and Outputs

Electrical Characteristics: Control Inputs (cont'd)

Pos.	Parameter	Symbol	Li	mit Values		Unit	Test Conditions
			Min.	Тур.	Max.		
SCK	1						
6.0.27	Low level	V_{SCK_L}	-0.3	_	1.0	V	_
6.0.28	High level	V_{SCK_H}	2.0	_	V _{DD} +0.3	V	_
6.0.29	Hysteresis	V_{SCK_HYS}	0.2	-	1.0	V	_
6.0.30	Input Current (Pull Up)	I_{SCK}	-30	-20	-10	μA	$0 \text{ V} < V_{\text{SCK}} < 2.1 \text{ V}$
6.0.31	Input Capacity ¹⁾	C _{SCK}	_	_	14	pF	2)
SS/SF							
6.0.32	Low level	$V_{\rm SS_L}$	-0.3	_	1.0	V	_
6.0.33	High level	$V_{\rm SS_H}$	2.0	_	V _{DD} +0.3	V	_
6.0.34	Hysteresis	$V_{\rm SS_HYS}$	0.2	-	1.0	V	_
6.0.35	Input Current in SPI	$I_{\rm SS}$	-30	-20	-10	μA	$0 \text{ V} < V_{SS} < 2.1 \text{ V}$
6.0.36	mode (Pull Up)		-30	_	5	μA	2.1 V < V _{SS} < 3.0 V
6.0.37			0	2	5	μA	V _{SS} > 3.0 V
6.0.38	Input Current in SF	I_{SF}	0	2	5	μA	$V_{\rm SF}$ = 5.0 V, SF inactive
6.0.39	mode (Open Drain)		300	_	_	μA	$V_{\rm SF}$ = 1.0 V, SF active
6.0.40	Input Capacity ¹⁾	C _{SS}	_	_	15	pF	2)
so							
6.0.41	Low level	V_{SO_L}	0.0	_	0.4	V	$I_{\rm SO}$ = 2 mA
6.0.42	High level	V _{SO_H}	V _{DDIO} -0.75	_	V_{DDIO}	V	$I_{\rm SO}$ = -2 mA 2.9 V < $V_{\rm DDIO}$ < 5.5 V
6.0.43	Output capacitance ¹⁾	C_{SO}	_	_	19	pF	In tristate ²⁾
6.0.44	Leakage current	I_{SO}	-2	_	2	μА	In tristate $0 < V_{SO} < V_{DDIO}$

¹⁾ Not subject to production test; specified by design

²⁾ V_{bias} = 2 V; V_{test} = 20 mVpp; f = 1 MHz



7 Power Stages

The TLE8209-2 contains four n-channel power-DMOS transistors that can be used in an H-bridge or in dual half bridge configuration.

Integrated circuits protect the outputs against overcurrent and over-temperature, in case of short-circuit to ground, to the supply voltage or across the load. Positive and negative voltage spikes, which occur when switching inductive loads, are limited by integrated freewheeling diodes (body diodes of power-DMOS).

7.1 Parallel or SPI Control

By default the setting of the power switches is controlled by the Inputs IN1, IN2 (parallel control). The outputs OUT1 and OUT2 are set to High (high-side switch ON, low-side switch OFF) or Low (high-side switch OFF, low-side switch ON) by the parallel inputs IN1 and IN2, respectively. In SPI mode there is also the option to control the outputs via the SPI bits SIN1 and SIN2 of the SPI configuration register. To switch to SPI control the bit MUX has to be set to '0'.

In addition, the outputs can be disabled (set to tristate, high- and low-side switch OFF) by the disable input DIS and the bidirectional reset pin \overline{ABE} . Disabling sets the device to parallel control

Table 1 shows the different options for the output control.

7.2 H-Bridge or Single Switch Usage

The IC can be set to H-bridge mode or single-switch mode by SPI. This setting changes the behavior of the device in the following features:

- current limiting
- overcurrent shut-down
- · open load diagnosis

Table 1 Functional Truth Table

Pos.	DIS	ABE	IN1	IN2	SPI MUX	SPI SIN1	SPI SIN2	OUT1	OUT2
Forward, parallel ctrl.	L	Н	Н	L	1	X	X	Н	L
Reverse, parallel ctrl.	L	Н	L	Н	1	Х	Х	L	Н
Free-wheeling low, parallel ctrl.	L	Н	L	L	1	Χ	Х	L	L
Free-wheeling high, parallel ctrl.	L	Н	Н	Н	1	Χ	Х	Н	Н
Forward, SPI ctrl.	L	Н	Х	Х	0	1	0	Н	L
Reverse, SPI ctrl.	L	Н	Х	Х	0	0	1	L	Н
Free-wheeling low, SPI ctrl.	L	Н	Х	Х	0	0	0	L	L
Free-wheeling high, SPI ctrl.	L	Н	Х	Х	0	1	1	Н	Н
Disabled by DIS	Н	Х	Х	Х	Х	Χ	Х	Z	Z
Disabled by ABE	Х	L	Х	Х	Х	Χ	Х	Z	Z

Table 2 OUT States

OUT	High-Side DMOS	Low-Side DMOS
Н	ON	OFF
L	OFF	ON
Z	OFF	OFF



7.3 Electrical Characteristics Power Stages

Electrical Characteristics: Power Stage

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions	
			Min.	Typ.	Max.			
Power (Outputs OUT1, OUT2	-1						
7.3.1	Switch on resistance low	R_{OUT1L}	_	125	_	$m\Omega$	$I_{OUTx} = 3 \text{ A}; T_j = 25^{\circ}\text{C}$	
	side	R_{OUT2L}	_	215	250		$I_{\text{OUTx}} = 3 \text{ A}; T_{\text{j}} = 150^{\circ}\text{C}$	
7.3.2	Switch on resistance high	R_{OUT1H}	_	115	_	mΩ	$I_{\text{OUTx}} = 3 \text{ A}; T_{\text{j}} = 25^{\circ}\text{C}$	
	side	R_{OUT2H}	_	200	240		$I_{OUTx} = 3 \text{ A}; T_j = 150^{\circ}\text{C}$	
7.3.3	Leakage current	$I_{ m OUT1(off)} \ I_{ m OUT2(off)}$	-200	_	200	μΑ	Output stage switched of $V_S = 13 \text{ V}$	
7.3.4	Free-wheel diode forward voltage	U_{D}	_	0.9	1.1	V	I _D = 3 A	
7.3.5	Free-wheel diode reverse recovery time ¹⁾	t_{rr}	_	_	100	ns	-	
Output	Switching Times - Fast Sle	w Rate	<u> </u>	-	- 1	- 1		
7.3.6	Rise time HS	$t_{\rm r(HS)}$	3.5	6.0	10	μS	SPI bit SL='0'	
7.3.7	Fall time HS	t _{f (HS)}	3.5	6.0	10		$V_{\rm S}$ = 818 V; $I_{\rm OUT}$ = 3 A	
7.3.8	Rise time LS	t _{r (LS)}	3.5	6.0	8.5			
7.3.9	Fall time LS	$t_{f(LS)}$	3.5	6.0	8.5			
Output	Switching Times - Slow Sle	w Rate		·				
7.3.10	Rise time HS	$t_{r (HS)}$	15	30	48	μS	SPI bit SL='1'	
7.3.11	Fall time HS	$t_{f(HS)}$	15	30	48		$V_{\rm S}$ = 818 V; $I_{\rm OUT}$ = 3 A	
7.3.12	Rise time LS	$t_{\rm r(LS)}$	18	30	48			
7.3.13	Fall time LS	$t_{f(LS)}$	18	30	48			
Output	Delay - Parallel Control, Fa	st Slew Rat	e					
7.3.14	Output on-delay	$t_{\sf don}$	_	_	12	μS	$V_{\rm S}$ = 818 V; $I_{\rm OUT}$ = 3 A	
7.3.15	Output off-delay	t_{doff}	_	_	7	μS		
Output	Delay - SPI Control, Fast S	lew Rate						
7.3.16	Output on-delay	$t_{\sf don}$	_	_	13	μS	$V_{\rm S}$ = 818 V; $I_{\rm OUT}$ = 3 A	
7.3.17	Output off-delay	t_{doff}	_	_	12			
Output	Delay - Parallel Control, Sic	w Slew Ra	te					
7.3.18	Output on-delay	$t_{\sf don}$	_	-	41	μS	$V_{\rm S}$ = 818 V; $I_{\rm OUT}$ = 3 A	
7.3.19	Output off-delay	t_{doff}	_		25			
Output	Delay - SPI Control, Slow S	lew Rate						
7.3.20	Output on-delay	$t_{\sf don}$	_	_	42	μS	$V_{\rm S}$ = 818 V; $I_{\rm OUT}$ = 3 A	
7.3.21	Output off-delay	t_{doff}	-	-	26			



Electrical Characteristics: Power Stage

Pos.	Parameter	Symbol	I	Limit Values			Test Conditions	
			Min.	Тур.	Max.			
Enable	and Disable Delay Times			"				
7.3.22	Disable delay time, fast slew rate	$t_{\sf ddis}$	_	8	20	μS	V _S = 818 V; I _{OUT} = 3 A	
7.3.23	Disable delay time, slow slew rate	$t_{ m ddis}$	_	38	75			
7.3.24	Enable delay time, fast slew rate	t_{del}	_	8	20			
7.3.25	Enable delay time, slow slew rate	t_{del}	-	38	75			
7.3.26	Power on delay time	$t_{ m del}$	-	0.1	0.4	ms	$V_{\rm S}$ = on> output stage active, no load	

¹⁾ Not subject to production test - specified by design




Figure 6 Output Switching Time




Figure 7 Output Delay Time - Low-Side FETs






Figure 8 /ABE pin - Enable and Disable Delay Time




Figure 9 DIS pin - Enable and Disable Delay Time



8 Protection and Monitoring

Both output stages of the TLE8209-2 are equipped with fault diagnostic functions:

- Short to battery voltage (SCB). Can be detected when low side-switches are turned on
- Short to ground (SCG). Can be detected when high side-switches are turned on
- Open load (OL). Can be detected in inactive mode
- · Over-temperature (OT). Can be detected in active and inactive mode
- VDD over- and under voltage (Chapter 5.2)
- · Battery under voltage detection. Can be detected in active and inactive mode

Individual detection for each output in single switch operation mode (SCB, SCG, OL) is possible. The corresponding diagnostics bits for each failure will be set in the SPI according to **Table 8 "Failure Encoding" on Page 31**.

8.1 Diagnosis in Status Flag Mode

Instead of using the SPI interface for control and diagnosis of the TLE8209-2, the device can also be set into status flag mode by connecting pin VDDIO to GND as described in **Chapter 5.3**.

In status flag mode the pin SF will be pulled low in the following cases:

- undervoltage at VS
- bridge disabled by ABE or DIS
- bridge disabled by VDD monitoring
- bridge disabled by short circuit detection
- overtemperature shut down

SF will not be pulled low if V_{DD} is below the power on reset threshold (VDD_POR).

8.2 Current Limitation

To limit the output current at low power loss, a chopper current limitation is integrated. Current measurement for current limitation is done in the high side path. This requires high side freewheeling in case of active current limitation.




Figure 10 Chopper Current Limitation

Figure 10 shows the behavior of the current limitation for over current detection in HS1. It applies accordingly also for HS2:

When the current in high-side switch of OUT1 (HS1) exceeds the limit I_L longer than the blanking time t_b , OUT2 is switched to high (e.g. LS2->OFF, HS2->ON), independent of the input signal at IN2. This leads to a slow-decay current decrease in the load and in HS1. As soon as the current falls below I_L - I_{hvs} , OUT2 is switched back to normal



operation, i.e. the outputs follow the inputs according to the truth table. The current limit I_L can be programmed to four different values by setting the SPI bits CL1 and CL2 in the SPI configuration register. To avoid high chopper frequencies the time between two transients t_{trans} is limited.

Current limitation is available in H-bridge operation mode, not in single switch operation mode. This means, that the current limit, current limit hysteresis and blanking time has no effect in single switch operation mode.

Note: Usage of current limitation level IL4 (8,6A typ.) is limited to the TLE8209-2SA in the 430 mil package.

8.3 Temperature Dependent Current Reduction

For $T_{\rm ILR} < T_{\rm j} < T_{\rm SD}$ the current limit decreases from $I_{\rm L}$ as set by the SPI to $I_{\rm L_TSD}$ = 2.5 A typ. as shown in Figure 11.




Figure 11 Temperature Dependent Current Reduction

8.4 Short Circuit to Ground




Figure 12 Short to Ground Detection



The short circuit to ground detection is activated when the current through one of the high side switches rises over the threshold I_{OUK} and remains higher than I_{OUK} for at least the filter time t_{DF} H within the blanking time t_b .

The output stage in which the short circuit was detected will be switched off within $t_{\rm DF\ OFF}$.

In H-bridge mode also the other output will be switched off after a short delay of $t_{\text{DF del}}$.

In single switch mode only the affected output will be switched off.

8.5 Short Circuit to Battery

A short circuit to battery is detected in the same way as a short circuit to ground, only in the low side switch instead of the high side switch.

8.6 Short Circuit across the Load

Short circuit over load is indicated by two failures - short circuit to ground on one output and short circuit to battery on the other output. Both failure bits will be set in the SPI diagnostics register. Both output stages will be turned off.

8.7 Overtemperature

In case of high DC-currents, insufficient cooling or high ambient temperature, the chip temperature may rise above the thermal shut-down temperature $T_{\rm SD}$ (see **Figure 11**). In that case, all output transistors are turned off.

8.8 Undervoltage Shut-Down

If the supply voltage at the VS pins falls below the undervoltage detection threshold V_{UV_OFF} , the outputs switches are turned off. As soon as V_S rises above V_{UV_ON} again, the device is returning to normal operation.

8.9 Open Load Diagnosis

Open load diagnosis is only possible if outputs are switched off by DIS or \overline{ABE} . The diagnostic current sources are deactivated in status flag mode. Diagnostic current sources are disconnected if outputs are active. That means that the diagnostic current sources are also disconnected if the outputs are deactivated due to short circuit. The open load detection in H-bridge mode is different from the open load detection in single switch mode.

Open Load Detection in H-Bridge mode




Figure 13 Open Load Detection in H-Bridge Mode



Table 3 Open Load Detection in H-Bridge Mode

VOUT1	OUT1_L	VOUT2	OUT2_L	Diagnostic	Comment
< V _{ref_L}	Н	< V _{ref_L}	Н	Load o.k.	pull down current is stronger
< V _{ref_L}	Н	> V _{ref_L}	L	Load o.k.	transient area
> V _{ref_L}	L	< V _{ref_L}	Н	Open Load	
> V _{ref_L}	L	> V _{ref_L}	L	Load o.k.	transient area

Open Load Detection in Single Switch Mode




Figure 14 Open Load Detection in Single Switch Mode

Table 4 Open Load Detection in Single Switch Mode

VOUTx (OFF State)	OUTx_H	OUTx_L	Diagnostic	Comment
$\overline{V_{\rm OUTx}} < V_{\rm ref_L}$	L	Н	o.k.	Load to ground
$\overline{V_{\text{ref_L}} < V_{\text{OUTx}} < V_{\text{ref_H}}}$	L	L	Open Load	Output open
$\overline{V_{\rm OUTx}} > V_{\rm ref_H}$	Н	L	o.k.	Load to V _S



8.10 Electrical Characteristics

Electrical Characteristics: Protection and Monitoring

Pos.	Parameter	Symbol		Limit Va	alues	Unit	Test Conditions	
			Min.	Тур. Мах.				
Choppe	r Current Limitation							
8.10.1	Current Limit, Level 1	$ I_{L1} $	1.0	1.5	2.0	Α	$-40 ^{\circ}\text{C} < T_{j} < T_{ILR}$	
8.10.2	Current Limit, Level 2	$ I_{L2} $	3.3	4.0	4.7	Α	Dependent on SPI	
8.10.3	Current Limit, Level 3	$ I_{L3} $	5.5	6.6	7.7	Α	setting; Default = I _{L3}	
8.10.4	Current Limit, Level 4 TLE8209-2SA 1)	$ I_{L4} $	7.7	8.6	10.0	А		
	Current Limit, Level 4 TLE8209-2E 1)	$ I_{L4} $	_	n.a.	_	А		
8.10.5	Current Limit Hysteresis	I_{hys}	0	0.25	0.40	Α	$-40 ^{\circ}\text{C} < T_{j} < T_{ILR}$	
8.10.6	Blanking time	t_{b}	8	11	15	μS	_	
8.10.7	Time between transients	t_{trans}	90	_	130	μS	-	
Temper	ature Dependent Current L	-imitation ²⁾	·		·	·		
8.10.8	Current Limit at T_{SD}	I _{L_TSD}	1.4	2.5	3.6	Α	_	
8.10.9	Start of current limit reduction	T_{ILR}	150	165	_	°C	_	
8.10.10	Thermal shut-down	T_{SD}	175	_	_	°C	_	
8.10.11	Range of temperature dependent current reduction	T _{SD} - T _{ILR}	20	25	30	°C	_	
Short C	rcuit Detection to GND	+	+	-	+	-		
8.10.12	Short circuit detection current (HS), Level 1	$ I_{\text{OUKH1}} $	2.5	5.0	6.5	А	-40 °C < $T_{\rm j}$ < $T_{\rm ILR}$ Dependent on SPI-	
8.10.13	Short circuit detection current (HS), Level 2	$ I_{\text{OUKH2}} $	5.0	7.3	10	А	setting for $ I_{\rm L} $; Default = $I_{\rm OUKH3}$	
8.10.14	Short circuit detection current (HS), Level 3	$ I_{\text{OUKH3}} $	7.5	9.5	11.5	А		
8.10.15	Short circuit detection current (HS), Level 4 TLE8209-2SA ¹⁾	I _{OUKH4}	9.5	11.8	17.4	A		
	Short circuit detection current (HS), Level 4 TLE8209-2E 1)	I _{OUKH4}	_	n.a.	_	A		



Electrical Characteristics: Protection and Monitoring

Pos.	Parameter	Symbol		Limit Va	alues	Unit	Test Conditions	
			Min. Typ.		Max.			
Current	Tracking (HS)			"				
8.10.16	Current tracking (HS), Level 1	$ I_{\text{OUKH1}} - I_{\text{L1}} $	2.0	3.5	5.0	А	$-40~^{\circ}\mathrm{C} < T_{\mathrm{j}} < T_{\mathrm{ILR}}$ Dependent on SPI-	
8.10.17	Current tracking (HS), Level 2	$ I_{\text{OUKH2}} $ - $ I_{\text{L2}} $	2.0	3.3	5.0	А	setting for $ I_{\rm L} $; Default = $I_{\rm OUKH3}$	
8.10.18	Current tracking (HS), Level 3	$ I_{\text{OUKH3}} $ - $ I_{\text{L3}} $	2.0	3.2	5.0	А		
8.10.19	Current tracking (HS), Level 4, TLE8209-2SA 1)	$ I_{\text{OUKH4}} $ - $ I_{\text{L4}} $	1.8	3.0	5.0	А		
	Current tracking (HS), Level 4, TLE8209-2E 1)	$ I_{OUKH4} $ - $ I_{L4} $	-	n.a.	_	А	-	
Short C	ircuit Detection to VS	-	*	•	-	•		
8.10.20	Short circuit detection current (LS), Level 1	$ I_{OUKL1} $	2.5	4.6	6.5	А	$-40 ^{\circ}\text{C} < T_{\text{j}} < T_{\text{ILR}}$ Dependent on SPI-	
8.10.21	Short circuit detection current (LS), Level 2	I _{OUKL2}	5.0	7.9	10	Α	setting for $ I_L $; Default = I_{OUKL3}	
8.10.22	Short circuit detection current (LS), Level 3	$ I_{OUKL3} $	7.5	9.8	11.5	Α		
8.10.23	Short circuit detection current (LS), Level 4, TLE8209-2SA ¹⁾	$ I_{OUKL4} $	9.5	14	17.4	A		
	Short circuit detection current (LS), Level 4, TLE8209-2E 1)	I _{OUKL4}	_	n.a.	_	A		
Current	Tracking (LS)							
8.10.24	Current tracking (LS), Level 1	$ I_{\text{OUKL1}} - I_{\text{L1}} $	1.5	3.0	5.0	А	$-40~^{\circ}\text{C} < T_{\text{j}} < T_{\text{ILR}}$ Dependent on SPI-	
8.10.25	Current tracking (LS), Level 2	$ I_{\text{OUKL2}} $ - $ I_{\text{L2}} $	2.0	4.0	5.5	А	setting for $ I_L $; Default = I_{OUKL3}	
8.10.26	Current tracking (LS), Level 3	$ I_{\text{OUKL3}} $ - $ I_{\text{L3}} $	1.8	3.5	5.5	А		
8.10.27	Current tracking (LS), Level 4, TLE8209-2SA 1)	$ I_{\text{OUKL4}} $ - $ I_{\text{L4}} $	2.0	5.1	8.0	А		
	Current tracking (LS), Level 4, TLE8209-2E 1)	$ I_{OUKL4} $ - $ I_{L4} $	-	n.a.	_	А		



Electrical Characteristics: Protection and Monitoring

Pos.	Parameter	Symbol		Limit Values			Test Conditions
			Min.	Min. Typ.			
Short Ci	ircuit Detection Timing				<u> </u>		1
8.10.28	Delay time for fault detection	t_{DF_H}, t_{DF_L}	1	2	5	μs	_
8.10.29	Time from detected fault to high impedance of output ²⁾	t _{DF_OFF}	_	_	4	μs	-
8.10.30	Delay time between switching off of the output stages in short circuit	t_{DF_del}	5	17	40	μs	_
Open Lo	oad				-		
8.10.31	Open Load Diagnostic Filter Time ²⁾	$t_{ m OL_DIAG}$	60	_	135	μs	_
8.10.32	Low Diagnosis Threshold	V _{ref_L}	0.4 * V _{DD} - 0.2	0.4 * V _{DD}	0.4 * V _{DD} + 0.2	V	-
8.10.33	High Diagnosis Threshold	V _{ref_H}	0.8 * V _{DD} - 0.2	0.8 * V _{DD}	0.8 * V _{DD} + 0.2	V	-
8.10.34	Diagnosis Bias Voltage	V _{ref_M}	0.6 * V _{DD} - 0.2	0.6 * V _{DD}	0.6 * V _{DD} + 0.2	V	_
8.10.35	Positive Diagnostic Current	I _{DIA_P}	300	620	980	μΑ	V _{OUTx} = 14 V
8.10.36	(pull down current source)	_	270	610	980	μΑ	$V_{\text{OUTx}} = V_{\text{ref_H}}$
8.10.37	Negative Diagnostic	I _{DIA_N}	-350	-240	-100	μΑ	V _{OUTx} = 0 V
8.10.38	Current		-350	-210	-80	μΑ	$V_{\text{OUTx}} = V_{\text{ref_L}}$
8.10.39	Ratio of current sources (Pos/Neg)	Ratio _{I_DIA}	2	2.9	4	-	-
Undervo	oltage	1					
8.10.40	Undervoltage at $V_{\rm S}$	V_{UVOFF}	3.1	3.7	4.4	V	Switch off threshold
		V_{UVON}	3.3	3.9	4.6	V	Switch on threshold
		V_{UVHY}	100	200	400	mV	Hysteresis
8.10.41	VS Undervoltage Detection Filter Time ²⁾	$t_{\sf UV}$	_	_	1.5	μs	
	+						

¹⁾ The current limitation level 4 is applicable in the 430 mil power package only (TLE8209-2SA in PG-DSO-20-65). Level 4 must not be used in the 300 mil exposed pad package (TLE8209-2E in PG-DSO-20-71).

²⁾ Not subject to production test; specified by design.



9 SPI Interface

The serial SPI interface establishes a communication link between TLE8209-2 and the systems microcontroller. The TLE8209-2 always operates in slave mode whereas the controller provides the master function. The maximum baud rate is 2 MBaud.

By applying an active slave select signal at \overline{SS} the TLE8209-2 is selected by the SPI-master. SI is the data input (Slave In), SO the data output (Slave Out). Via SCK (Serial Clock Input) the SPI-clock is provided by the master. In case of inactive slave select signal (High) the data output SO goes into tristate.

The first two bits of an instruction may be used to establish an extended device-addressing. This gives the opportunity to operate up to 4 Slave-devices sharing one common SS signal from the Master-Unit (see Figure 17).




Figure 15 SPI Block Diagram

9.1 General SPI Characteristics

- 1. During active reset conditions the SPI is driven into its default state. The output SO is set to high impedance (tristate). When reset becomes inactive, the state machine enters into a wait state for the next instruction.
- 2. If the slave select signal at SS is inactive (high), the state machine is forced to wait for the following instruction.
- 3. During active (low) state of the select signal SS the falling edge of the serial clock signal SCK will be used to latch the input data at SI. Output data at SO are driven with the rising edge of SCK. Further processing of the data according to the instruction (i.e. modification of internal registers) will be triggered by the rising edge of the SS signal.
- 4. In order to establish the option of extended addressing the upper two bits of the instruction byte (i.e. the first two SI bits of a frame) are reserved to send a chip address. To avoid a bus conflict the output SO will remain tristate during the addressing phase of a frame (i.e. until the address bits are recognized as a valid chip



address). If the chip address does not match, the according frame will be ignored and SO remains tristate for the complete frame.

- 5. Verification byte: Simultaneously to the receipt of an SPI instruction the TLE8209-2 transmits a verification byte via the output SO to the controller. This byte indicates regular or irregular operation of the SPI. It contains an initial bit pattern and a flag indicating an invalid instruction of the previous access.
- 6. On a read access the data bits at the SPI input SI are rejected. During a valid write access the SPI will transmit the data byte "00hex" at the output SO after having sent the verification byte.
- 7. An instruction is invalid if one of the following conditions is fulfilled:
 - an unused instruction code is detected (see tables with SPI instructions).
 - the previous transmission is not completed in terms of internal data processing.
 - the number of SPI clock pulses (falling edge) counted during active SS differs from exactly 16 clock pulses. If an unused instruction code occurres, the data byte "FF_{hex}" (no error) will be transmitted after having sent the verification byte. This transmission takes place within the same SPI-frame that contained the unused instruction byte.

If an invalid instruction is detected, bit TRANS_F in the following verification byte (next SPI-transmission) is set to HIGH. The TRANS_F bit must not be cleared before it has been sent to the microcontroller.

9.2 SPI Communication

The 16 input bits consist of the SPI instruction byte and an input data byte. The 16 output bits consist of the verification byte and the output data byte (see also **Figure 16**). The definition of these bytes is given in the subsequent sections. The access mode of the registers is described in the column "Type" (r = read, w = write).




Figure 16 SPI Communication

9.2.1 Instruction Byte

The upper 2 bit of the instruction byte contain the chip address. The chip address of the TLE8209-2 is '00'. During read access, the output data according to the register requested in the instruction byte are applied to SO within the same SPI frame. That means, the output data corresponding to an instruction byte sent during one SPI frame are transmitted to SO during the same SPI-frame



Table 5 SPI Instruction Format

7	6	5	4	3	2	1	0
CPAD1	CPAD0	INSTR5	INSTR4	INSTR3	INSTR2	INSTR1	INSTR0

Field	Bits	Туре	Description
CPAD1:0	7:6	w	Chip Address (00 _B)
INSTR5:0	5:0	w	SPI Instruction (encoding)




Figure 17 Bus Arbitration by Chip Address



Table 6 SPI Instruction Set

Command	SPI Instruction Byte	Description
RD_ID	0000 0000	Read identifier
RD_REV	0000 0011	Read version
RD_DIA	0000 1001	Read diagnostics register
RD_CONFIG	0011 0000	Read power stage configuration
RD_STATCON	0011 1100	Read VDD monitoring status
WR_CONFIG	0010 1000	Write power stage configuration
WR_STATCON	0001 1000	Write VDD monitoring status
all other instructions	00xx xxxx	Unused - TRANS_F is set to high, ff_hex is sent as data bit.
all other chip addr.	XXXX XXXX	Invalid address - SO remains tristate during entire SPI-frame.

9.2.2 Verification Byte

Table 7 Verification Byte Format

7	6	5	4	3	2	1	0	
VER6	VER5	VER4	VER3	VER2	VER1	VER0	TRANS_F	

Field	Bits	Туре	Description
VER6	7	r	Fixed to tristate (Z)
VER5	6	r	Fixed to tristate (Z)
VER4	5	r	Fixed to high (1)
VER3	4	r	Fixed to low (0)
VER2	3	r	Fixed to high (1)
VER1	2	r	Fixed to low (0)
VER0	1	r	Fixed to high (1)
TRANS_F	0	r	Transfer failure:
			1 _B Error detected during previous transfer
			0 _B Previous transfer was recognized as valid

9.2.3 Device Identifier and Revision

The IC's identifier (device ID) and revision number are used for production test purposes and features plug & play functionality depending on the systems software release. The two numbers are read-only accessible via the SPI-instructions RD_ID and RD_REV as described in **Section 9.2.1**. The device ID is defined to allow identification of different IC-types by software and is fixed for the TLE8209-2.

The revision number may be utilized to distinguish different states of hardware and is updated with each redesign of the TLE8209-2. It is divided into an upper 4 bit field reserved to define revisions (SWR) corresponding to specific software releases and a lower 4 bit field utilized to identify the actual mask set revision (MSR).



ID_REG

Device Identifier

7	6 5	4	3	2	1	0
ID7 I	ID6 ID5	ID4	ID3	ID2	ID1	ID0

Field	Bits	Туре	Description
ID7:0	7:0	r	Device-ID
			TLE8209-2: DE hex

REV_REG Device Revision

7	6	5	4	3	2	1	0	
SWR3	SWR2	SWR1	SWR0	MSR3	MSR2	MSR1	MSR0	

Field Bits Type			Description
SWR3:0	7:4	r	Revision corresponding to software release
MSR3:0	3:0	r	Revision corresponding to mask set

9.2.4 Diagnostics Register

DIA_REG

Diagnostics Register Reset Value: x111 1111_B

7	6	5	4	3	2	1	0	
ABE/DIS	ОТ	CurrRed	CurrLim	DIA21	DIA20	DIA11	DIA10	

Field	Bits	Type	Description	
ABE/DIS	7	r	Is set to "0" in case of ABE = L or DIS = H	
OT	6	r	Is set to "0" in case of over temperature	
CurrRed	rrRed 5 r Is set to "0" in case of temperature dependent current limitati			
CurrLim	4	r	Is set to "0" in case of current limitation	
DIA21	3	r	Diagnosis-Bit2 of OUT2	
DIA20	2	r	Diagnosis-Bit1 of OUT2	
DIA11	1	r	Diagnosis-Bit2 of OUT1	
DIA10	0	r	Diagnosis-Bit1 of OUT1	



Table 8 Failure Encoding

ABE/DIS	DIA21	DIA20	DIA11	DIA10	Description	Comment
X	1	1	1	1	no failure	
1	Х	Х	0	1	short circuit to battery at OUT1 (SCB1)	latched
1	Х	Х	1	0	short circuit to ground at OUT1 (SCG1)	latched
1	Х	Х	1	1	no error detected at OUT1	
1	0	1	Х	Х	short circuit to battery at OUT2 (SCB2)	latched
1	1	0	Х	Х	short circuit to ground at OUT2 (SCG2)	latched
1	1	1	Х	Х	no error detected at OUT2	
1	0	1	1	0	short circuit accross load (HS1+LS2 active)	latched
1	1	0	0	1	short circuit accross load (HS2+LS1 active)	latched
X	0	0	0	0	Undervoltage at pin VS	not latched
0	1	1	0	0	open load (H-Bridge)	latched
0	1	1	Х	0	open load at OUT1 (single switch operation)	latched
0	1	1	0	Х	open load at OUT2 (single switch operation)	latched

Note:

The bit ABE/DIS shows directly the status of inputs ABE and DIS. It is set to '0' if the power stages are disabled by ABE or DIS.

The bits OT, CurrRed and CurrLim are latched. They will be reset with each read access. If the failure condition is still present the according bits are set again.

Undervoltage at VS is reported and the outputs are switched off as long as the undervoltage condition is present. The previous setting of the DIAx bits is masked but not reset. Once the supply voltage is back in the operating range the diagnostic bits DIAxx will return to their setting before VS undervoltage. The outputs will return to normal operation.

Detection of short circuit will switch of the output stages. In single half bridge operation only the affected output is switched off. In H-Bridge mode both outputs are shut down. The outputs remain off until the failure condition is removed and the diagnosis register is reset.

A short across the load may also be reported as SCG at one output and SCB at the other.

The diagnostic information DIAxx in the SPI interface is reset in the following cases:

- · Read out of DIA_REG: only bit 4, 5 and 6 will be reset
- Enabling or disabling of the bridge via ABE or DIS
- · Undervoltage at VDD
- Reset command via SPI



9.2.5 Configuration Register

CONFIG_REG

Configuration Register Reset Value: 1111 1010_B

7	6	5	4	3	2	1	0	
MODE	MUX	SIN1	SIN2	CL1	CL2	RESET	SL	

Field	Bits	Туре	Description
MODE	7	wr	'1': H-bridge mode
			'0': single output stages (for current levels 1 to 3 only)
MUX	6	wr	'1': control by parallel inputs IN1 and IN2
			'0': control by SPI bits SIN1 and SIN2
SIN1	5	wr	control of OUT1 if MUX='0'
SIN2	4	wr	control of OUT2 if MUX='0'
CL1	3	wr	current limitation level (see table below)
CL2	2	wr	current limitation level (see table below)
RESET	1	wr	'0': reset of digital logic
SL	0	wr	slew rate setting
			'1': slow
			'0': fast

Table 9 Current Limitation Levels

CL1	CL2	Current Limitation Level	Typical Current Limitation Threshold
0	0	1	1.5A
0	1	2	4.0A
1	0	3 (default)	6.6A
1	1	4 ¹⁾	8.6A

¹⁾ The current limitation level 4 is applicable in the 430 mil power package only (TLE8209-2SA in PG-DSO-20-65). Level 4 must not be used in the 300 mil exposed pad package (TLE8209-2E in PG-DSO-20-71).



9.2.6 STATCON Register

STATCON_REG STATCON Register

Reset Value: 1101 1xxx_B

7	6	5	4	3	2	1	0
CONFIG2	CONFIG1	CONFIG0	DIACLR2	DIACLR1	STATUS2	STATUS1	STATUS0

Field	Bits	Туре	Description				
CONFIG2	7	wr	VDD threshold test mode '1': VDD monitoring in normal operation '0': VDD thresholds are changed according to CONFIG1				
CONFIG1	6	wr	changes thresholds in VDD threshold test mode (CONFIG2='0') '1': increase lower threshold of VDD monitoring to test switch off path '0': decrease upper threshold of VDD monitoring to test switch off path				
CONFIG0	5	wr	latch function for overvoltage at VDD '1': overvoltage at VDD latched '0': overvoltage at VDD not latched				
DIACLR2	4	wr	'0': clears diagnosis of OUT2 always returns '1' at read access				
DIACLR1	3	wr	'0': clears diagnosis of OUT1 always returns '1' at read access				
STATUS2	2	r	returns level at ABE				
STATUS1	1	r	'0': under voltage at VDD '1': VDD voltage above lower limit				
STATUSO 0 r		r	0': over voltage at VDD '1': VDD voltage below upper limit				



9.2.7 Contents of the SPI registers after a reset condition

Note: The registers for device identifier and revision (ID_REG and REV_REG) are not affected by reset.

DIA_REG

	7	6	5	4	3	2	1	0
	ABE/DIS	ОТ	CurrRed	CurLim	DIA21	DIA20	DIA11	DIA10
POR	х	1	1	1	1	1	1	1
SPIR	х	1	1	1	1	1	1	1
ABE/DISR	х	1	1	1	1	1	1	1
RDR	х	1	1	1	Х	Х	Х	Х
DIACLR1	х	Х	Х	Х	Х	Х	1	1
DIACLR2	Х	Х	х	Х	1	1	Х	х

CONFIG_REG

	7	6	5	4	3	2	1	0
	MODE	MUX	SIN1	SIN2	CL1	CL2	RESET	SL
POR	1	1	1	1	1	0	1	0
SPIR	1	1	1	1	1	0	1	0
DISR	Х	1	1	1	Х	Х	1	Х
SFMODE	1	1	1	1	1	0	1	0

STATCON_REG

	7	6	5	4	3	2	1	0
	CONFIG2	CONFIG1	CONFIG0	DIACLR2	DIACLR1	STATUS2	STATUS1	STATUS0
POR	1	1	0	1	1	Х	х	Х
SPIR	1	1	0	1	1	Х	Х	Х
SFMODE	1	1	0	1	1	х	х	Х

POR: Reset due to VDD power up

SPIR: Reset via SPI by writing 0 into the RESET of CONFIG_REG

ABE/DISR: Reset due to enabling or disabling the power stages via DIS or ABE (edge triggered)

DISR: Reset due to a disabled power stage by DIS or ABE (level triggered)

RDR: Reset due to a read access to DIA_REG

DIACLR1: Reset via SPI by writing 0 into the DIACLR1 of STATCON_REG DIACLR2: Reset via SPI by writing 0 into the DIACLR2 of STATCON_REG

SFMODE: Reset by setting the TLE8209-2 into the Status Flag Mode (VDDIO = 0V)

x: No change

Note: If a reset condition is not listed for a particular register it has no effect on the contents of this register.

9.3 Electrical Characteristics SPI

Electrical Characteristics: SPI Interface

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions	
			Min.	Typ. Max.				
SPI-Tim	ning (see Figure 18) ¹⁾							
9.3.1	Cycle-time (1)	$t_{ m cyc}$	490	_	_	ns	referred to master	
9.3.2	Enable Lead Time (2)	t_{lead}	50	_	_	ns	referred to master	
9.3.3	Enable Lag Time (3)	t_{lag}	150	_	_	ns	referred to master	
9.3.4	Data Valid (4) H->L: V_{SCK} =2V -> V_{SO} =0.2 V_{DDIO} L->H: V_{SCK} =2V -> V_{SO} =0.8 V_{DDIO} if V_{DDIO} < 4.5V: L->H: V_{SCK} =2V -> V_{SO} =0.7 V_{DDIO}	$t_{ m v}$	_	_	150 230	ns	$C_{\rm L}$ = 200 pF $C_{\rm L}$ = 350 pF referred to TLE8209-2	
9.3.5	Data Setup Time (5)	t_{su}	40	_	_	ns	referred to master	
9.3.6	Data Hold Time (6)	t_{h}	40	_	_	ns	referred to master	
9.3.7	Disable Time (7)	$t_{\sf dis}$	_	_	100	ns	referred to TLE8209-2	
9.3.8	Transfer Delay (8)	t_{dt}	250	_	_	ns	referred to master	
9.3.9	Disable Lead Time (9)	$t_{\sf dld}$	250	_	_	ns	referred to master	
9.3.10	Disable Lag Time (10)	$t_{ m dlg}$	250	_	_	ns	referred to master	
9.3.11	Access time (11)	$t_{\rm acc}$	8.35	_	_	μS	referred to master	

¹⁾ All timing parameters specified by design - not subject to production test




Figure 18 SPI Timing



Application Information

10 Application Information

Note: The following simplified application examples are given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device. The function of the described circuits must be verified in the real application




Figure 19 Application Example H-Bridge with SPI-Interface



Application Information




Figure 20 Application Example with Status Flag




Figure 21 Application Examples for Overvoltage and Reverse-Voltage Protection

Package Outlines TLE8209-2SA



11 Package Outlines TLE8209-2SA




Figure 22 PG-DSO-20-65 (Plastic Dual Small Outline Package)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

You can find all of our packages, sorts of packing and others in our Infineon Internet Page: http://www.infineon.com/packages

Dimensions in mm



Package Outlines TLE8209-2E

12 Package Outlines TLE8209-2E




Figure 23 PG-DSO-20-71 (Plastic Dual Small Outline Package)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

You can find all of our packages, sorts of packing and others in our Infineon Internet Page: http://www.infineon.com/packages

Dimensions in mm



Revision History

13 Revision History

Revision	Date	Comments / Changes
1.2	2012-12-20	Data sheets TLE8209-2SA Rev. 1.2 and TLE8209-2E Rev 1.2 merged into a dual package version
1.3	2014-07-08	Current limitation level 4 excluded from use in 300 mil exposed pad package (PG-DSO-20-71).
1.4	2014-10-28	Chapter 8.10. (Electrical Characteristics Protection and Monitoring): Introduced separate rows for specification of current limitation level 4 of TLE8209-2SA and TLE8209-2E. Added and updated notes regarding exclusion of current limitation level 4 from use in 300 mil exposed pad package.

Edition 2014-10-28

Published by Infineon Technologies AG 81726 Munich, Germany © 2012 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.