

Infineon® LITIXTM Basic

TLD1312EL

3 Channel High Side Current Source

Data Sheet

Rev. 1.1, 2015-03-19

Automotive

TLD1312EL



1	Overview	3
2	Block Diagram	5
3 3.1 3.2	Pin Configuration Pin Assignment Pin Definitions and Functions	6
4 4.1 4.2 4.3	General Product Characteristics Absolute Maximum Ratings Functional Range Thermal Resistance	8 9
5 5.1 5.2 5.3 5.3.1 5.3.2	EN Pin 1 EN Function 1 Internal Supply Pin 1 EN Unused 1 EN - Pull Up to VS 1 EN - Direct Connection to VS 1	0 1 1 2
6 6.1 6.2 6.3	PWMI Pin 1 PWM Dimming 1 Internal PWM Unit 1 Electrical Characteristics Internal Supply / EN / PWMI Pin 1	3 4
7 7.1 7.2 7.3	IN_SET Pin	8 8
8 8.1 8.1.1 8.1.2 8.2	Power Stage 2 Protection 2 Over Load Behavior 2 Reverse Battery Protection 2 Electrical Characteristics Power Stage 2	21 21 21
9 9.1	Application Information 2 Further Application Information 2	
10	Package Outlines	25
11	Revision History	26



3 Channel High Side Current Source LITIX[™] Basic

TLD1312EL





1 Overview

Features

- 3 Channel device with integrated output stages (current sources), optimized to drive LEDs
- Output current up to 120mA per channel
- · Low current consumption in sleep mode
- PWM-operation supported via VS- and EN-pin
- Integrated PWM dimming engine to provide two LED brightness levels without external logic (e.g. μC)
- Output current adjustable via external low power resistor and possibility to connect PTC resistor for LED protection during over temperature conditions
- Reverse polarity protection
- Overload protection
- Undervoltage detection
- Wide temperature range: -40 °C < T_i < 150 °C
- PG-SSOP14 package with exposed heatslug
- Green Product (RoHS compliant)
- AEC Qualified



PG-SSOP14

Description

The LITIXTM Basic TLD1312EL is a three channel high side driver IC with integrated output stages. It is designed to control LEDs with a current up to 120 mA. In typical automotive applications the device is capable to drive i.e. 3 red LEDs per chain (total 9 LEDs) with a current up to 60mA, which is limited by thermal cooling aspects. The output current is controlled practically independent of load and supply voltage changes.

Table 1 Product Summary

Operating voltage	$V_{S(nom)}$	5.5 V 40 V
Maximum voltage	$V_{\rm S(max)} \\ V_{\rm OUTx(max)}$	40 V
Nominal output (load) current	$I_{\mathrm{OUTx(nom)}}$	60 mA when using a supply voltage range of 8V - 18V (e.g. Automotive car battery). Currents up to $I_{\rm OUT(max)}$ possible in applications with low thermal resistance $R_{\rm thJA}$
Maximum output (load) current	$I_{OUTx(max)}$	120 mA; depending on thermal resistance R_{thJA}

Туре	Package	Marking
TLD1312EL	PG-SSOP14	TLD1312EL

Data Sheet 3 Rev. 1.1, 2015-03-19



Overview

Table 1 Product Summary

Output current accuracy at $R_{\rm SET}$ = 12 k Ω	k_{LT}	$750 \pm 7\%$
Current consumption in sleep mode	$I_{\mathrm{S(sleep,typ)}}$	0.1 μΑ

Protective functions

- ESD protection
- Under voltage lock out
- Over Load protection
- Over Temperature protection
- Reverse Polarity protection

Applications

Designed for exterior LED lighting applications such as tail/brake light, turn indicator, position light, side marker,... The device is also well suited for interior LED lighting applications such as ambient lighting, interior illumination and dash board lighting.



Block Diagram

2 Block Diagram




Figure 1 Basic Block Diagram



Pin Configuration

3 Pin Configuration

3.1 Pin Assignment




Figure 2 Pin Configuration



Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	Input/ Output	Function
1, 2	VS	_	Supply Voltage; battery supply, connect a decoupling capacitor (100 nF - 1 μ F) to GND
3	EN	I	Enable pin
4	NC	_	Pin not connected
5	PWMI	I/O	PWM Input
6	IN_SET	I/O	Input / SET pin; Connect a low power resistor to adjust the output current
7	NC	_	Pin not connected
8	NC	_	Pin not connected
9	GND	_	1) Ground
10	NC	_	Pin not connected
11	OUT1	0	Output 1
12	OUT2	0	Output 2
13	OUT3	0	Output 3
14	NC	_	Pin not connected
Exposed Pad	GND	_	1) Exposed Pad; connect to GND in application

¹⁾ Connect all GND-pins together.



General Product Characteristics

4 General Product Characteristics

4.1 Absolute Maximum Ratings

Absolute Maximum Ratings 1)

 $T_{\rm j}$ = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	Limit	: Values	Unit	Conditions
			Min.	Max.		
Voltages	s	· ·				+
4.1.1	Supply voltage	V_{S}	-16	40	V	_
4.1.2	Input voltage EN	V_{EN}	-16	40	V	_
4.1.3	Input voltage EN related to $V_{\rm S}$	$V_{EN(VS)}$	V _S - 40	V _S + 16	V	_
4.1.4	Input voltage EN related to $V_{\rm OUTx}$ $V_{\rm EN}$ - $V_{\rm OUTx}$	V_{EN} - V_{OUTx}	-16	40	V	_
4.1.5	Output voltage	V_{OUTx}	-1	40	V	_
4.1.6	Power stage voltage $V_{\rm PS} = V_{\rm S} - V_{\rm OUTx}$	V_{PS}	-16	40	V	_
4.1.7	Input voltage PWMI	V_{PWMI}	-0.3	6	V	_
4.1.8	IN_SET voltage	V_{IN_SET}	-0.3	6	V	_
Currents	s					
4.1.9	IN_SET current	I_{IN_SET}	_	2	mA	_
4.1.10	Output current	I_{OUTx}	_	130	mA	_
Tempera	atures					
4.1.11	Junction temperature	$T_{\rm j}$	-40	150	°C	_
4.1.12	Storage temperature	T_{stg}	-55	150	°C	_
ESD Sus	sceptibility					
4.1.13	ESD resistivity to GND	V_{ESD}	-2	2	kV	Human Body Model (100 pF via $1.5 \text{ k}\Omega)^{2)}$
4.1.14	ESD resistivity all pins to GND	V_{ESD}	-500	500	V	CDM ³⁾
4.1.15	ESD resistivity corner pins to GND	V_{ESD}	-750	750	V	CDM ³⁾

¹⁾ Not subject to production test, specified by design

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

²⁾ ESD susceptibility, Human Body Model "HBM" according to ANSI/ESDA/JEDEC JS-001-2011

³⁾ ESD susceptibility, Charged Device Model "CDM" according to JESD22-C101E



General Product Characteristics

4.2 Functional Range

Pos.	Parameter	Symbol	Lin	Limit Values		Conditions	
			Min.	Max.			
4.2.16	Supply voltage range for normal operation	$V_{S(nom)}$	5.5	40	V	_	
4.2.17	Power on reset threshold	$V_{S(POR)}$	_	5	V	$\begin{split} V_{\text{EN}} &= V_{\text{S}} \\ R_{\text{SET}} &= 12 \text{ k}\Omega \\ I_{\text{OUTx}} &= 80\% \ I_{\text{OUTx(nom)}} \\ V_{\text{OUTx}} &= 2.5 \text{ V} \end{split}$	
4.2.18	Junction temperature	$T_{\rm j}$	-40	150	°C	_	

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

4.3 Thermal Resistance

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
4.3.1	Junction to Case	R_{thJC}	_	8	10	K/W	1) 2)
4.3.2	Junction to Ambient 1s0p board	R_{thJA1}				K/W	1) 3)
			_	61	_		$T_{\rm a}$ = 85 °C
			_	56	_		$T_{\rm a}$ = 85 °C $T_{\rm a}$ = 135 °C
4.3.3	Junction to Ambient 2s2p board	R_{thJA2}				K/W	1) 4)
			_	45	_		$T_{\rm a}$ = 85 °C
			_	43	_		$T_{\rm a}$ = 135 °C

- 1) Not subject to production test, specified by design. Based on simulation results.
- 2) Specified $R_{\rm thJC}$ value is simulated at natural convection on a cold plate setup (all pins and the exposed Pad are fixed to ambient temperature). $T_{\rm a}$ = 85°C, Total power dissipation 1.5 W.
- 3) The $R_{\rm thJA}$ values are according to Jedec JESD51-3 at natural convection on 1s0p FR4 board. The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 70µm Cu, 300 mm² cooling area. Total power dissipation 1.5 W distributed statically and homogenously over all power stages.
- 4) The R_{thJA} values are according to Jedec JESD51-5,-7 at natural convection on 2s2p FR4 board. The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 2 inner copper layers (outside 2 x 70 μ m Cu, inner 2 x 35 μ m Cu). Where applicable, a thermal via array under the exposed pad contacted the first inner copper layer. Total power dissipation 1.5 W distributed statically and homogenously over all power stages.



EN Pin

5 EN Pin

The EN pin is a dual function pin:




Figure 3 Block Diagram EN pin

Note: The current consumption at the EN-pin $I_{\rm EN}$ needs to be added to the total device current consumption. The total current consumption is the sum of the currents at the VS-pin $I_{\rm S}$ and the EN-pin $I_{\rm EN}$.

5.1 EN Function

If the voltage at the pin EN is below a threshold of $V_{\rm EN(off)}$ the LITIXTM Basic IC will enter Sleep mode. In this state all internal functions are switched off, the current consumption is reduced to $I_{\rm S(sleep)}$. A voltage above $V_{\rm EN(on)}$ at this pin enables the device after the Power on reset time $t_{\rm POR}$.




Figure 4 Power on reset



EN Pin

5.2 Internal Supply Pin

The EN pin can be used to supply the internal logic. There are two typical application conditions, where this feature can be used:

- 1) In "DC/DC control Buck" configurations, where the voltage $V_{\rm s}$ can be below 5.5V.
- 2) In configurations, where a PWM signal is applied at the Vbatt pin of a light module. The buffer capacitor $C_{\rm BUF}$ is used to supply the LITIXTM Basic IC during Vbatt low ($V_{\rm s}$ low) periods. This feature can be used to minimize the turn-on time to the values specified in **Pos. 8.2.13**. Otherwise, the power-on reset delay time $t_{\rm POR}$ (**Pos. 6.3.5**) has to be considered.

The capacitor can be calculated using the following formula:

$$C_{\text{BUF}} = t_{\text{LOW(max)}} \cdot \frac{I_{\text{EN(LS)}}}{V_{\text{S}} - V_{\text{D1}} - V_{\text{S(POR)}}} \tag{1}$$

See also a typical application drawing in Chapter 9.




Figure 5 External circuit when applying a fast PWM signal on V_{BATT}



EN Pin




Figure 6 Typical waveforms when applying a fast PWM signal on V_{BATT}

The parameter $t_{\text{ON(VS)}}$ is defined at Pos. 8.2.13. The parameter $t_{\text{OFF(VS)}}$ depends on the load and supply voltage V_{BATT} characteristics.

5.3 EN Unused

In case of an unused EN pin, there are two different ways to connect it:

5.3.1 EN - Pull Up to VS

The EN pin can be connected with a pull up resistor (e.g. 10 k Ω) to V_s potential. In this configuration the LITIXTM Basic IC is always enabled.

5.3.2 EN - Direct Connection to VS

The EN pin can be connected directly to the VS pin (IC always enabled). This configuration has the advantage (compared to the configuration described in **Chapter 5.3.1**) that no additional external component is required.



6 PWMI Pin

The PWMI pin is designed as a dual function pin.




Figure 7 Block Diagram PWMI pin

The pin can be used for PWM-dimming via a push-pull stage of a micro controller, which is connecting the PWMI-pin to a low or high potential.

Note: The micro controller's push-pull stage has to able to sink currents according to **Pos. 6.3.15** to activate the device.

Furthermore, the device offers also an internal PWM unit by connecting an external-RC network according to Figure 10.

6.1 PWM Dimming

A PWM signal can be applied at the PWMI pin for LED brightness regulation of all 3 output stages. The dimming frequency can be adjusted in a very wide range (e.g. 400 Hz). The PWMI pin is low active. Turn on/off thresholds $V_{\rm PWMI(L)}$ and $V_{\rm PWMI(H)}$ are specified in parameters Pos. 6.3.12 and Pos. 6.3.13.




Figure 8 Turn on and Turn off time for PWMI pin usage



6.2 Internal PWM Unit

Connecting a resistor and a capacitor in parallel on the PWMI pin enables the internal pulse width modulation unit. The following figure shows the charging and discharging defined by the RC-network according to **Figure 10** and the internal PWM unit.




Figure 9 PWMI operating voltages

The PWM Duty cycle (DC) and the PWM frequency can be adjusted using the formulas below. Please use only typical values of $V_{\text{PWMI(L)}}$, $V_{\text{PWMI(H)}}$ and $I_{\text{PWMI(on)}}$ for the calculation of $t_{\text{PWMI(on)}}$ and $t_{\text{PWMI(off)}}$ (as described in Pos. 6.3.12 to Pos. 6.3.15).

$$t_{\text{PWMI(on)}} = -R_{\text{PWMI}} \cdot C_{\text{PWMI}} \cdot \text{LN} \left(\frac{V_{\text{PWMI(H)}} - I_{\text{PWMI(on)}} \cdot R_{\text{PWMI}}}{V_{\text{PWMI(L)}} - I_{\text{PWMI(on)}} \cdot R_{\text{PWMI}}} \right)$$
(2)

$$t_{\text{PWMI(off)}} = R_{\text{PWMI}} \cdot C_{\text{PWMI}} \cdot \text{LN} \left(\frac{V_{\text{PWMI(H)}}}{V_{\text{PWMI(L)}}} \right)$$
 (3)

$$f_{\text{PWMI}} = \frac{1}{t_{\text{PWMI(on)}} + t_{\text{PWMI(off)}}} \tag{4}$$

$$DC = t_{\text{PWMI(on)}} \cdot f_{\text{PWMI}} \tag{5}$$

Out of this equations the required C_{PWMI} and R_{PWMI} can be calculated:

$$C_{\text{PWMI}} = \frac{-I_{\text{PWMI(on)}} \cdot t_{\text{PWMI(off)}} \cdot \left[\left(\frac{V_{\text{PWMI(L)}}}{V_{\text{PWMI(H)}}} \right)^{t_{\text{PWMI(off)}}} - 1 \right]}{LN\left(\frac{V_{\text{PWMI(L)}}}{V_{\text{PWMI(H)}}} \right) \cdot \left[V_{\text{PWMI(L)}} \cdot \left(\frac{V_{\text{PWMI(L)}}}{V_{\text{PWMI(H)}}} \right)^{t_{\text{PWMI(off)}}} - V_{\text{PWMI(H)}} \right]}$$

$$(6)$$

$$R_{\text{PWMI}} = \frac{t_{\text{PWMI(off)}}}{C_{\text{PWMI}} \cdot \text{LN} \left(\frac{V_{\text{PWMI(H)}}}{V_{\text{PWMI(L)}}} \right)}$$
(7)



See Figure 10 for a typical external circuitry.

Note: In case of junction temperatures above $T_{\rm j(CRT)}$ (Pos. 8.2.14) the device provides a temperature dependent current reduction feature as descirbed in **Chapter 8.1.1**. In case of output current reduction $I_{\rm IN_SET}$ is reduced as well, which leads to increased turn on-times $t_{\rm PWMI(on)}$, because the $C_{\rm PWMI}$ is charged slower. The turn off-time $t_{\rm PWMI(off)}$ remains the same.




Figure 10 Typical circuit using internal PWM unit

6.3 Electrical Characteristics Internal Supply / EN / PWMI Pin

Electrical Characteristics Internal Supply / EN / PWMI pin

Unless otherwise specified: $V_{\rm S}$ = 5.5 V to 40 V, $T_{\rm j}$ = -40 °C to +150 °C, $R_{\rm SET}$ = 12 k Ω all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Val	ues	Unit Conditions	
			Min.	Тур.	Max.		
6.3.1	Current consumption, sleep mode	$I_{\mathrm{S(sleep)}}$	_	0.1	2	μА	$^{1)}$ $V_{\rm EN}$ = 0.5 V $T_{\rm j}$ < 85 °C $V_{\rm S}$ = 18 V $V_{\rm OUTx}$ = 3.6 V
6.3.2	Current consumption, active mode	$I_{S(on)}$		_	1.4 0.75	mA	$I_{\text{PWMI}} = 0.5 \text{ V}$ $I_{\text{IN_SET}} = 0 \mu\text{A}$ $I_{\text{j}} < 105 ^{\circ}\text{C}$ $V_{\text{S}} = 18 \text{ V}$ $V_{\text{OUTx}} = 3.6 \text{V}$ $V_{\text{EN}} = 5.5 \text{ V}$ $V_{\text{FN}} = 18 \text{ V}$
			_	_	1.5		¹⁾ $R_{\rm EN}$ = 10 kΩ between VS and EN-pin



Electrical Characteristics Internal Supply / EN / PWMI pin (cont'd)

Unless otherwise specified: $V_{\rm S}$ = 5.5 V to 40 V, $T_{\rm j}$ = -40 °C to +150 °C, $R_{\rm SET}$ = 12 k Ω all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
6.3.3	Current consumption,	$I_{\mathrm{S(dis,IN_SET)}}$				mA	$^{2)} V_{\rm S}$ = 18 V
	device disabled via IN_SET	,					<i>T</i> _j < 105 °C
							V_{IN_SET} = 5 V
			_	_	1.4		$V_{\rm EN}^{-}$ = 5.5 V
			_	_	0.7		$V_{\rm EN}$ = 18 V
			_	_	1.4		¹⁾ R_{EN} = 10 kΩ between VS and EN-pin
6.3.4	Current consumption,	$I_{\mathrm{S(dis,PWMI)}}$				mA	$^{2)} V_{\rm S}$ = 18 V
	device disabled via PWMI						<i>T</i> _j < 105 °C
							$V_{PWMI} = 3.4 \ V$
			_	_	1.6		$V_{\rm EN}$ = 5.5 V
			_	_	0.75		$V_{\rm EN}$ = 18 V
			_	_	1.6		$^{1)}R_{EN}$ = 10 kΩ between
							VS and EN-pin
6.3.5	Power-on reset delay time 3)	t_{POR}	_	_	25	μs	$^{1)}$ $V_{\rm S}$ = $V_{\rm EN}$ = 0 \rightarrow 13.5 V
							$V_{\rm OUTx(nom)}$ = 3.6 ± 0.3V
							I_{OUTx} = 80% $I_{\text{OUTx(nom)}}$
6.3.6	Required supply voltage for	$V_{S(on)}$	_	_	4	V	$V_{\rm EN}$ = 5.5 V
	output activation						$V_{OUTx} = 3 V$
							I_{OUTx} = 50% $I_{\text{OUTx(nom)}}$
6.3.7	Required supply voltage for	$V_{S(CC)}$	_	_	5.2	V	$V_{\rm EN}$ = 5.5 V
	current control						V_{OUTx} = 3.6 V
							$I_{\text{OUTx}} \ge 90\% \ I_{\text{OUTx(nom)}}$
6.3.8	EN turn on threshold	$V_{EN(on)}$	_	_	2.5	V	_
6.3.9	EN turn off threshold	$V_{EN(off)}$	8.0	_	_	V	_
6.3.10	EN input current during low	$I_{EN(LS)}$	_	_	1.8	mA	$^{1)} V_{S} = 4.5 \text{ V}$
	supply voltage						<i>T</i> _j < 105 °C
							$V_{\rm EN}$ = 5.5 V
6.3.11	EN high input current	$I_{EN(H)}$				mA	<i>T</i> _i < 105 °C
			_	_	0.1		$\dot{V}_{\rm S}$ = 13.5 V, $V_{\rm EN}$ = 5.5 V
			_	_	0.1		$V_{\rm S}$ = 18 V, $V_{\rm EN}$ = 5.5 V
			-	_	1.65		$V_{\rm S} = V_{\rm EN} = 18 \text{ V}$
			-	-	0.45		$^{1)}$ $V_{\rm S}$ = 18 V, $R_{\rm EN}$ = 10 kΩ
							between VS and EN-pin
6.3.12	PWMI (active low)	$V_{PWMI(L)}$	1.5	1.85	2.3	V	$^{1)4)}V_{\rm S}$ = 818 V
	Switching low threshold						
	(outputs on)						
6.3.13	PWMI(active low)	$V_{PWMI(H)}$	2.45	2.85	3.2	V	$V_{\rm S} = 818 \text{ V}$
	Switching high threshold	, ,					
	(outputs off)						



Electrical Characteristics Internal Supply / EN / PWMI pin (cont'd)

Unless otherwise specified: $V_{\rm S}$ = 5.5 V to 40 V, $T_{\rm j}$ = -40 °C to +150 °C, $R_{\rm SET}$ = 12 k Ω all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	mbol Limit Values			Unit	t Conditions	
			Min.	Тур.	Max.			
6.3.14	PWMI Switching threshold difference $V_{\text{PWMI(H)}}$ - $V_{\text{PWMI(L)}}$	ΔV_{PWMI}	0.75	1	1.10	V	¹⁾⁴⁾⁵⁾ $V_{\rm S}$ = 818 V	
6.3.15	PWMI (active low) Low input current with active channels (voltage $< V_{\rm PWMI(L)}$)	$I_{PWMI(on)}$	I _{IN_SET} *3.1	I _{IN_SET} *4	<i>I</i> _{IN_SET} *4.9	μΑ	$^{1)}$ $T_{\rm j}$ = 25115 °C $I_{\rm IN_SET}$ = 100 μ A $V_{\rm PWMI}$ = 1.7 V $V_{\rm EN}$ = 5.5 V $V_{\rm S}$ = 818 V	
6.3.16	PWMI(active low) High input current	$I_{PWMI(off)}$	-5	_	5	μΑ	$V_{\rm PWMI} = 5 {\rm V}$ $V_{\rm EN} = 5.5 {\rm V}$ $V_{\rm S} = 818 {\rm V}$	

- 1) Not subject to production test, specified by design
- 2) The total device current consumption is the sum of the currents $I_{\rm S}$ and $I_{\rm EN(H)}$, please refer to Pos. 6.3.11
- 3) See also Figure 4
- 4) Parameter valid if an external PWM signal is applied
- 5) If TTL level compatibility is required, use μ C open drain output with pull up resistor



IN_SET Pin

7 IN_SET Pin

The IN_SET pin is a multiple function pin for output current definition and input:




Figure 11 Block Diagram IN_SET pin

7.1 Output Current Adjustment via RSET

The output current for all three channels can only be adjusted simultaneously. The current adjustment can be done by placing a low power resistor (R_{SET}) at the IN_SET pin to ground. The dimensioning of the resistor can be done using the formula below:

$$R_{\text{SET}} = \frac{k}{I_{\text{OUT}}} \tag{8}$$

The gain factor k ($R_{\rm SET}$ * output current) is specified in **Pos. 8.2.4** and **Pos. 8.2.5**. The current through the $R_{\rm SET}$ is defined by the resistor itself and the reference voltage $V_{\rm IN_SET(ref)}$, which is applied to the IN_SET during supplied device.

7.2 Input Pin

The IN_SET pin can be connected via $R_{\rm SET}$ to the open-drain output of a $\mu \rm C$ or to an external NMOS transistor as described in **Figure 12**. This signal can be used to turn off the output stages of the IC. A minimum IN_SET current of $I_{\rm IN_SET(act)}$ is required to turn on the output stages. This feature is implemented to prevent glimming of LEDs caused by leakage currents on the IN_SET pin, see **Figure 14** for details.




Figure 12 Schematics IN_SET interface to μC

The resulting switching times are shown in Figure 13:



IN_SET Pin




Figure 13 Switching times via IN_SET




Figure 14 I_{OUT} versus I_{INSET}



IN_SET Pin

7.3 Electrical Characteristics IN_SET Pin

Electrical Characteristics IN_SET pin

Unless otherwise specified: $V_{\rm S}$ = 5.5 V to 40 V, $T_{\rm j}$ = -40 °C to +150 °C, $R_{\rm SET}$ = 12 k Ω , all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Values			Conditions
			Min.	Тур.	Max.		
7.3.1	IN_SET reference voltage	$V_{IN_SET(ref)}$	1.19	1.23	1.27	V	¹⁾ $V_{\text{OUTx}} = 3.6 \text{ V}$ $T_{\text{j}} = 25115 \text{ °C}$
7.3.2	IN_SET activation current without turn on of output stages	$I_{IN_SET(act)}$	2	_	15	μА	See Figure 14

¹⁾ Not subject to production test, specified by design



Power Stage

8 Power Stage

The output stages are realized as high side current sources with a current of 120 mA. During off state the leakage current at the output stage is minimized in order to prevent a slightly glowing LED.

The maximum current of each channel is limited by the power dissipation and used PCB cooling areas (which results in the applications R_{thJA}).

For an operating current control loop the supply and output voltages according to the following parameters have to be considered:

- Required supply voltage for current control $V_{\rm S(CC)}$, Pos. 6.3.7
- Voltage drop over output stage during current control $V_{\rm PS(CC)}$, Pos. 8.2.6
- Required output voltage for current control $V_{\mathsf{OUTx(CC)}}$, Pos. 8.2.7

8.1 Protection

The device provides embedded protective functions, which are designed to prevent IC destruction under fault conditions described in this data sheet. Fault conditions are considered as "outside" normal operating range. Protective functions are neither designed for continuous nor for repetitive operation.

8.1.1 Over Load Behavior

An over load detection circuit is integrated in the LITIXTM Basic IC. It is realized by a temperature monitoring of the output stages (OUTx).

As soon as the junction temperature exceeds the current reduction temperature threshold $T_{\rm j(CRT)}$ the output current will be reduced by the device by reducing the IN_SET reference voltage $V_{\rm IN_SET(ref)}$. This feature avoids LED's flickering during static output overload conditions. Furthermore, it protects LEDs against over temperature, which are mounted thermally close to the device. If the device temperature still increases, the three output currents decrease close to 0 A. As soon as the device cools down the output currents rise again.




Figure 15 Output current reduction at high temperature

Note: This high temperature output current reduction is realized by reducing the IN_SET reference voltage voltage (Pos. 7.3.1). In case of very high power loss applied to the device and very high junction temperature the output current may drop down to I_{OUTx} = 0 mA, after a slight cooling down the current increases again.

8.1.2 Reverse Battery Protection

The TLD1312EL has an integrated reverse battery protection feature. This feature protects the driver IC itself, but also connected LEDs. The output reverse current is limited to $I_{\text{OUTx(rev)}}$ by the reverse battery protection.



Power Stage

Note: Due to the reverse battery protection a reverse protection diode for the light module may be obsolete. In case of high ISO-pulse requirements and only minor protecting components like capacitors a reverse protection diode may be reasonable. The external protection circuit needs to be verified in the application.

8.2 Electrical Characteristics Power Stage

Electrical Characteristics Power Stage

Unless otherwise specified: $V_{\rm S}$ = 5.5 V to 18 V, $T_{\rm j}$ = -40 °C to +150 °C, $V_{\rm OUTx}$ = 3.6 V, all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
8.2.1	Output leakage current	$I_{OUTx(leak)}$	_		7 3	μА	$V_{\rm EN}$ = 5.5 V $I_{\rm IN_SET}$ = 0 μ A $V_{\rm OUTx}$ = 2.5 V $T_{\rm j}$ = 150 °C $^{1)}$ $T_{\rm j}$ = 85 °C
8.2.2	Output leakage current in boost over battery setup	$I_{\rm OUTx(leak,B2B)}$	_	-	50	μА	1) $V_{\text{EN}} = 5.5 \text{ V}$ $I_{\text{IN_SET}} = 0 \mu\text{A}$ $V_{\text{OUTx}} = V_{\text{S}} = 40 \text{ V}$
8.2.3	Reverse output current	-I _{OUTx(rev)}	_	_	1	μА	$^{1)}$ $V_{\rm S}$ = -16 V Output load: LED with break down voltage < - 0.6 V
8.2.4	Output current accuracy limited temperature range	k_{LT}	697 645	750 750	803 855		$^{1)}T_{\rm j}$ = 25115 °C $V_{\rm S}$ = 818 V $V_{\rm PS}$ = 2 V $R_{\rm SET}$ = 612 kΩ $R_{\rm SET}$ = 30 kΩ
8.2.5	Output current accuracy over temperature	k_{ALL}	697 645	750 750	803 855		$^{1)}T_{\rm j}$ = -40115 °C $V_{\rm S}$ = 818 V $V_{\rm PS}$ = 2 V $R_{\rm SET}$ = 612 kΩ $R_{\rm SET}$ = 30 kΩ
8.2.6	Voltage drop over power stage during current control $V_{\rm PS(CC)}$ = $V_{\rm S}$ - $V_{\rm OUTx}$	$V_{PS(CC)}$	0.75	_	_	V	$^{1)}$ $V_{\rm S}$ = 13.5 V $R_{\rm SET}$ = 12 k Ω $I_{\rm OUTx}$ \geq 90% of $(k_{\rm LT(typ)}/R_{\rm SET})$
8.2.7	Required output voltage for current control	V _{OUTx(CC)}	2.3	_	_	V	$I_{\rm SET} = 13.5 \text{ V}$ $R_{\rm SET} = 12 \text{ k}\Omega$ $I_{\rm OUTx} \ge 90\% \text{ of}$ $(k_{\rm LT(typ)}/R_{\rm SET})$
8.2.8	Maximum output current	$I_{ m OUT(max)}$	120	_	-	mA	$R_{\rm SET}$ = 4.7 k Ω The maximum output current is limited by the thermal conditions. Please refer to Pos. 4.3.1 - Pos. 4.3.3



Power Stage

Electrical Characteristics Power Stage (cont'd)

Unless otherwise specified: $V_{\rm S}$ = 5.5 V to 18 V, $T_{\rm j}$ = -40 °C to +150 °C, $V_{\rm OUTx}$ = 3.6 V, all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
8.2.9	PWMI turn on time	t _{ON(PWMI)}	-	_	15	μs	$^{2)}$ $V_{\rm S}$ = 13.5 V $R_{\rm SET}$ = 12 k Ω PWMI \rightarrow L $I_{\rm OUTx}$ = 80% of
8.2.10	PWMI turn off time	t _{OFF(PWMI)}	_	_	10	μs	$(k_{LT(typ)}/R_{SET})$ $^{2)}V_{S} = 13.5 \text{ V}$ $R_{SET} = 12 \text{ k}\Omega$
							$\begin{array}{l} R_{\rm SET} = 12 \ \rm K2 \\ PWMI \rightarrow H \\ I_{\rm OUTx} = 20\% \ \rm of \\ (\textit{k}_{\rm LT(typ)}/\textit{R}_{\rm SET}) \end{array}$
8.2.11	IN_SET turn on time	t _{ON(IN_SET)}	-	_	15	μs	$V_{\rm S}$ = 13.5 V $I_{\rm IN_SET}$ = 0 \rightarrow 100 μ A $I_{\rm OUTx}$ = 80% of $(k_{\rm LT(typ)}/R_{\rm SET})$
8.2.12	IN_SET turn off time	t _{OFF(IN_SET)}	-	_	10	μs	$V_{\rm S}$ = 13.5 V $I_{\rm IN_SET}$ = 100 \rightarrow 0 μ A $I_{\rm OUTx}$ = 20% of $(k_{\rm LT(typ)}/R_{\rm SET})$
8.2.13	VS turn on time	t _{ON(VS)}	_	_	20	μs	$^{1) \ 3)} \ V_{\rm EN} = 5.5 \ {\rm V}$ $R_{\rm SET} = 12 \ {\rm k}\Omega$ $V_{\rm S} = 0 \rightarrow 13.5 \ {\rm V}$ $I_{\rm OUTx} = 80\% \ {\rm of}$ $(k_{\rm LT(typ)}/R_{\rm SET})$
8.2.14	Current reduction temperature threshold	$T_{\rm j(CRT)}$	_	140	_	°C	$^{1)}I_{\text{OUTx}}$ = 95% of $(k_{\text{LT(typ)}}/R_{\text{SET}})$
8.2.15	Output current during current reduction at high temperature	$I_{\mathrm{OUT}(\mathrm{CRT})}$	85% of $(k_{\rm LT(typ)}/R_{\rm SET})$		-	A	¹⁾ R_{SET} = 12 kΩ T_{j} = 150 °C

¹⁾ Not subject to production test, specified by design

²⁾ see also Figure 8

³⁾ see also Figure 6



Application Information

9 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 16 System Diagram internal PWM generation

Note: This is a very simplified example of an application circuit. In case of high ISO-pulse requirements a reverse protection diode may be used for LED protection. The function must be verified in the real application.

9.1 Further Application Information

For further information you may contact http://www.infineon.com/



Package Outlines

10 Package Outlines




Figure 17 PG-SSOP14

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website: http://www.infineon.com/packages.



Revision History

11 Revision History

Revision	Date	Changes
1.0	2013-08-08	Inital revision of data sheet
1.1	2015-03-19	Updated parameters K _{LT} and K _{ALL} in the chapter Power Stage.

Edition 2015-03-19

Published by Infineon Technologies AG 81726 Munich, Germany © 2015 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.