INTEGRATED CIRCUITS



Product specification Supersedes data of 2003 Sep 29 2004 Feb 20



TJA1041A

FEATURES

Optimized for in-vehicle high speed communication

- Fully compatible with the ISO 11898 standard
- Communication speed up to 1 Mbit/s
- Very low ElectroMagnetic Emission (EME)
- Differential receiver with wide common-mode range, offering high ElectroMagnetic Immunity (EMI)
- · Passive behaviour when supply voltage is off
- Automatic I/O-level adaptation to the host controller supply voltage
- Recessive bus DC voltage stabilization for further improvement of EME behaviour
- Listen-only mode for node diagnosis and failure containment
- Allows implementation of large networks (more than 110 nodes).

Low-power management

- Very low-current in standby and sleep mode, with local and remote wake-up
- Capability to power down the entire node, still allowing local and remote wake-up
- Wake-up source recognition.

Protection and diagnosis (detection and signalling)

- TXD dominant clamping handler with diagnosis
- RXD recessive clamping handler with diagnosis
- TXD-to-RXD short-circuit handler with diagnosis

- · Over-temperature protection with diagnosis
- Undervoltage detection on pins V_{CC}, V_{I/O} and V_{BAT}
- Automotive environment transient protected bus pins and pin V_{BAT}
- Short-circuit proof bus pins and pin SPLIT (to battery and to ground)
- Bus line short-circuit diagnosis
- Bus dominant clamping diagnosis
- Cold start diagnosis (first battery connection).

GENERAL DESCRIPTION

The TJA1041A provides an advanced interface between the protocol controller and the physical bus in a Controller Area Network (CAN) node. The TJA1041A is primarily intended for automotive high-speed CAN applications (up to 1 Mbit/s). The transceiver provides differential transmit capability to the bus and differential receive capability to the CAN controller. The TJA1041A is fully compatible to the ISO 11898 standard, and offers excellent EMC performance, very low power consumption, and passive behaviour when supply voltage is off. The advanced features include:

- Low-power management, supporting local and remote wake-up with wake-up source recognition and the capability to control the power supply in the rest of the node
- Several protection and diagnosis functions including short circuits of the bus lines and first battery connection
- Automatic adaptation of the I/O-levels, in line with the supply voltage of the controller.

ORDERING INFORMATION

TYPE	PACKAGE			
NUMBER NAME		DESCRIPTION	VERSION	
TJA1041AT	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1	
TJA1041AU	_	bare die; 1920 \times 3190 \times 380 μm	_	

TJA1041A

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	DC voltage on pin V _{CC}	operating range	4.75	5.25	V
V _{I/O}	DC voltage on pin V _{I/O}	operating range	2.8	5.25	V
V _{BAT}	DC voltage on pin V _{BAT}	operating range	5	27	V
I _{BAT}	V _{BAT} input current	V _{BAT} = 12 V	10	30	μA
V _{CANH}	DC voltage on pin CANH	$0 < V_{CC} < 5.25 V$; no time limit	-27	+40	V
V _{CANL}	DC voltage on pin CANL	$0 < V_{CC} < 5.25 V$; no time limit	-27	+40	V
V _{SPLIT}	DC voltage on pin SPLIT	$0 < V_{CC} < 5.25 V$; no time limit	-27	+40	V
V _{esd}	electrostatic discharge voltage	Human Body Model (HBM)			
		pins CANH, CANL and SPLIT	-6	+6	kV
		all other pins	-4	+4	kV
t _{PD(TXD-RXD)}	propagation delay TXD to RXD	V _{STB} = 0 V	40	255	ns
T _{vj}	virtual junction temperature		-40	+150	°C

TJA1041A

BLOCK DIAGRAM



TJA1041A

PINNING

SYMBOL	PIN	DESCRIPTION
TXD	1	transmit data input
GND	2	ground
V _{CC}	3	transceiver supply voltage input
RXD	4	receive data output; reads out data from the bus lines
V _{I/O}	5	I/O-level adapter voltage input
EN	6	enable control input
INH	7	inhibit output for switching external voltage regulators
ERR	8	error and power-on indication output (active LOW)
WAKE	9	local wake-up input
V _{BAT}	10	battery voltage input
SPLIT	11	common-mode stabilization output
CANL	12	LOW-level CAN bus line
CANH	13	HIGH-level CAN bus line
STB	14	standby control input (active LOW)

FUNCTIONAL DESCRIPTION

The primary function of a CAN transceiver is to provide the CAN physical layer as described in the ISO 11898 standard. In the TJA1041A this primary function is complemented with a number of operating modes, fail-safe features and diagnosis features, which offer enhanced system reliability and advanced power management functionality.

14 STB TXD 1 13 CANH GND 2 12 CANL V_{CC} 3 RXD 4 TJA1041AT 11 SPLIT V_{I/O} 5 10 V_{BAT} 9 WAKE EN 6 8 ERR INH [7 MDB635 Fig.2 Pinning configuration.

Operating modes

The TJA1041A can be operated in five modes, each with specific features. Control pins \overline{STB} and EN select the operating mode. Changing between modes also gives access to a number of diagnostics flags, available via pin \overline{ERR} . The following sections describe the five operating modes. Table 1 shows the conditions for selecting these modes. Figure 3 illustrates the mode transitions when V_{CC}, V_{I/O} and V_{BAT} are present.

TJA1041A

CONTR	CONTROL PINS		INTERNAL FLAGS			PIN INH
STB	EN	UV _{NOM}	UV _{BAT}	pwon, wake-up	OPERATING MODE	
Х	Х	set	Х	X ⁽¹⁾	sleep mode; note 2	floating
		cleared	set	one or both set	standby mode	Н
				both cleared	no change from sleep mode	floating
					standby mode from any other mode	Н
L	L	cleared	cleared	one or both set	standby mode	Н
				both cleared	no change from sleep mode	floating
					standby mode from any other mode	Н
L	Н	cleared	cleared	one or both set	standby mode	н
				both cleared	no change from sleep mode	floating
					go-to-sleep command mode from any other mode; note 3	H ⁽³⁾
Н	L	cleared	cleared	X pwon/listen-only mode		Н
Н	Н	cleared	cleared	Х	normal mode; note 4	Н

Table 1 Operating mode selection

Notes

1. Setting the pwon flag or the wake-up flag will clear the UV_{NOM} flag.

- 2. The transceiver directly enters sleep mode and pin INH is set floating when the UV_{NOM} flag is set (so after the undervoltage detection time on either V_{CC} or $V_{I/O}$ has elapsed before that voltage level has recovered).
- 3. When go-to-sleep command mode is selected for longer than the minimum hold time of the go-to-sleep command, the transceiver will enter sleep mode and pin INH is set floating.
- 4. On entering normal mode the pwon flag and the wake-up flag will be cleared.

TJA1041A



NORMAL MODE

Normal mode is the mode for normal bi-directional CAN communication. The receiver will convert the differential analog bus signal on pins CANH and CANL into digital data, available for output to pin RXD. The transmitter will convert digital data on pin TXD into a differential analog signal, available for output to the bus pins. The bus pins are biased at $0.5V_{CC}$ (via $R_{i(cm)}$). Pin INH is active, so voltage regulators controlled by pin INH (see Fig.4) will be active too.

PWON/LISTEN-ONLY MODE

In pwon/listen-only mode the transmitter of the transceiver is disabled, effectively providing a transceiver listen-only behaviour. The receiver will still convert the analog bus signal on pins CANH and CANL into digital data, available for output to pin RXD. As in normal mode the bus pins are biased at $0.5V_{CC}$, and pin INH remains active.

STANDBY MODE

The standby mode is the first-level power saving mode of the transceiver, offering reduced current consumption. In standby mode the transceiver is not able to transmit or receive data and the low-power receiver is activated to monitor bus activity. The bus pins are biased at ground level (via $R_{i(cm)}$). Pin INH is still active, so voltage regulators controlled by this pin INH will be active too.

TJA1041A

Pins RXD and $\overline{\text{ERR}}$ will reflect any wake-up requests (provided that V_{I/O} and V_{CC} are present).

GO-TO-SLEEP COMMAND MODE

The go-to-sleep command mode is the controlled route for entering sleep mode. In go-to-sleep command mode the transceiver behaves as if in standby mode, plus a go-to-sleep command is issued to the transceiver. After remaining in go-to-sleep command mode for the minimum hold time ($t_{h(min)}$), the transceiver will enter sleep mode. The transceiver will not enter the sleep mode if the state of pins STB or EN is changed or the UV_{BAT}, pwon or wake-up flag is set before $t_{h(min)}$ has expired.

SLEEP MODE

The sleep mode is the second-level power saving mode of the transceiver. Sleep mode is entered via the go-to-sleep

Table 2 Accessing internal flags via pin ERR

command mode, and also when the undervoltage detection time on either V_{CC} or V_{I/O} elapses before that voltage level has recovered. In sleep mode the transceiver still behaves as described for standby mode, but now pin INH is set floating. Voltage regulators controlled by pin INH will be switched off, and the current into pin V_{BAT} is reduced to a minimum. Waking up a node from sleep mode is possible via the wake-up flag and (as long as the UV_{NOM} flag is not set) via pin STB.

Internal flags

The TJA1041A makes use of seven internal flags for its fail-safe fallback mode control and system diagnosis support. Table 1 shows the relation between flags and operating modes of the transceiver. Five of the internal flags can be made available to the controller via pin ERR. Table 2 shows the details on how to access these flags. The following sections describe the seven internal flags.

Internal flag	Flag is available on pin ERR ⁽¹⁾	Flag is cleared
UV _{NOM}	no	by setting the pwon or wake-up flag
UV _{BAT}	no	when V _{BAT} has recovered
pwon	in pwon/listen-only mode (coming from standby mode, go-to-sleep command mode, or sleep mode)	on entering normal mode
wake-up	in standby mode, go-to-sleep command mode, and sleep mode (provided that $V_{\text{I/O}}$ and V_{CC} are present)	on entering normal mode, or by setting the pwon or $\mathrm{UV}_{\mathrm{NOM}}$ flag
wake-up source	in normal mode (before the fourth dominant to recessive edge on pin TXD; note 2)	on leaving normal mode, or by setting the pwon flag
bus failure	in normal mode (after the fourth dominant to recessive edge on pin TXD; note 2)	on re-entering normal mode
local failure	in pwon/listen-only mode (coming from normal mode)	on entering normal mode or when RXD is dominant while TXD is recessive (provided that all local failures are resolved)

Notes

- Pin ERR is an active-LOW output, so a LOW level indicates a set flag and a HIGH level indicates a cleared flag. Allow pin ERR to stabilize for at least 8 μs after changing operating modes.
- 2. Allow for a TXD dominant time of at least 4 μ s per dominant-recessive cycle.

$\mathsf{UV}_{\mathsf{NOM}} \; \mathsf{FLAG}$

 $\rm UV_{NOM}$ is the $\rm V_{CC}$ and $\rm V_{I/O}$ undervoltage detection flag. The flag is set when the voltage on pin $\rm V_{CC}$ drops below $\rm V_{CC(sleep)}$ for longer than $t_{\rm UV(VCC)}$ or when the voltage on pin $\rm V_{I/O}$ drops below $\rm V_{I/O(sleep)}$ for longer than $t_{\rm UV(VI/O)}$. When the UV_{NOM} flag is set, the transceiver will enter sleep mode to save power and not disturb the bus. In sleep mode the voltage regulators connected to pin INH are disabled, avoiding the extra power consumption in case of a short-circuit condition. After a waiting time (fixed by the same timers used for setting UV_{NOM}) any wake-up request or setting of the pwon flag will clear UV_{NOM} and the timers, allowing the voltage regulators to be reactivated at least until UV_{NOM} is set again.

UV_BAT FLAG

 ${\rm UV}_{{\rm BAT}}$ is the ${\rm V}_{{\rm BAT}}$ undervoltage detection flag. The flag is set when the voltage on pin ${\rm V}_{{\rm BAT}}$ drops below ${\rm V}_{{\rm BAT}({\rm stb})}.$ When ${\rm UV}_{{\rm BAT}}$ is set, the transceiver will try to enter standby mode to save power and not disturb the bus. ${\rm UV}_{{\rm BAT}}$ is cleared when the voltage on pin ${\rm V}_{{\rm BAT}}$ has recovered. The transceiver will then return to the operating mode determined by the logic state of pins $\overline{\rm STB}$ and EN.

PWON FLAG

Pwon is the V_{BAT} power-on flag. This flag is set when the voltage on pin V_{BAT} has recovered after it dropped below V_{BAT(pwon)}, particularly after the transceiver was disconnected from the battery. By setting the pwon flag, the UV_{NOM} flag and timers are cleared and the transceiver cannot enter sleep mode. This ensures that any voltage regulator connected to pin INH is activated when the node is reconnected to the battery. In pwon/listen-only mode the pwon flag can be made available on pin ERR. The flag is cleared when the transceiver enters normal mode.

WAKE-UP FLAG

The wake-up flag is set when the transceiver detects a local or a remote wake-up request. A local wake-up request is detected when a logic state change on pin WAKE remains stable for at least t_{wake} . A remote wake-up request is detected after two bus dominant states of at least t_{BUSdom} (with each dominant state followed by a recessive state of at least t_{BUSrec}). The wake-up flag can only be set in standby mode, go-to-sleep command mode or sleep mode. Setting of the flag is blocked during the UV_{NOM} flag waiting time. By setting the wake-up flag, the UV_{NOM} flag and timers are cleared. The wake-up flag is immediately available on pins \overline{ERR} and RXD (provided

TJA1041A

that $V_{I/O}$ and V_{CC} are present). The flag is cleared at power-on, or when the UV_{NOM} flag is set or the transceiver enters normal mode.

WAKE-UP SOURCE FLAG

Wake-up source recognition is provided via the wake-up source flag, which is set when the wake-up flag is set by a local wake-up request via pin WAKE. The wake-up source flag can only be set after the pwon flag is cleared. In normal mode the wake-up source flag can be made available on pin ERR. The flag is cleared at power-on or when the transceiver leaves normal mode.

BUS FAILURE FLAG

The bus failure flag is set if the transceiver detects a bus line short-circuit condition to V_{BAT} , V_{CC} or GND during four consecutive dominant-recessive cycles on pin TXD, when trying to drive the bus lines dominant. In normal mode the bus failure flag can be made available on pin $\overline{\text{ERR}}$. The flag is cleared when the transceiver re-enters normal mode.

LOCAL FAILURE FLAG

In normal mode or pwon/listen-only mode the transceiver can recognize five different local failures, and will combine them into one local failure flag. The five local failures are: TXD dominant clamping, RXD recessive clamping, a TXD-to-RXD short circuit, bus dominant clamping, and over-temperature. Nature and detection of these local failures is described in Section "Local failures". In pwon/listen-only mode the local failure flag can be made available on pin ERR. The flag is cleared when entering normal mode or when RXD is dominant while TXD is recessive, provided that all local failures are resolved.

Local failures

The TJA1041A can detect five different local failure conditions. Any of these failures will set the local failure flag, and in most cases the transmitter of the transceiver will be disabled. The following sections give the details.

TXD DOMINANT CLAMPING DETECTION

A permanent LOW level on pin TXD (due to a hardware or software application failure) would drive the CAN bus into a permanent dominant state, blocking all network communication. The TXD dominant time-out function prevents such a network lock-up by disabling the transmitter of the transceiver if pin TXD remains at a LOW level for longer than the TXD dominant time-out t_{dom(TXD)}.

TJA1041A

The $t_{dom(TXD)}$ timer defines the minimum possible bit rate of 40 kbit/s. The transmitter remains disabled until the local failure flag is cleared.

RXD RECESSIVE CLAMPING DETECTION

An RXD pin clamped to HIGH level will prevent the controller connected to this pin from recognizing a bus dominant state. So the controller can start messages at any time, which is likely to disturb all bus communication. RXD recessive clamping detection prevents this effect by disabling the transmitter when the bus is in dominant state without RXD reflecting this. The transmitter remains disabled until the local failure flag is cleared.

TXD-TO-RXD SHORT-CIRCUIT DETECTION

A short-circuit between pins RXD and TXD would keep the bus in a permanent dominant state once the bus is driven dominant, because the low-side driver of RXD is typically stronger than the high-side driver of the controller connected to TXD. The TXD-to-RXD short-circuit detection prevents such a network lock-up by disabling the transmitter. The transmitter remains disabled until the local failure flag is cleared.

BUS DOMINANT CLAMPING DETECTION

A CAN bus short circuit (to V_{BAT} , V_{CC} or GND) or a failure in one of the other network nodes could result in a differential voltage on the bus high enough to represent a bus dominant state. Because a node will not start transmission if the bus is dominant, the normal bus failure detection will not detect this failure, but the bus dominant clamping detection will. The local failure flag is set if the dominant state on the bus persists for longer than $t_{dom(bus)}$. By checking this flag, the controller can determine if a clamped bus is blocking network communication. There is no need to disable the transmitter. Note that the local failure flag does not retain a bus dominant clamping failure, and is released as soon as the bus returns to recessive state.

OVER-TEMPERATURE DETECTION

To protect the output drivers of the transceiver against overheating, the transmitter will be disabled if the virtual junction temperature exceeds the shutdown junction temperature $T_{j(sd)}$. The transmitter remains disabled until the local failure flag is cleared.

Recessive bus voltage stabilization

In recessive state the output impedance of transceivers is relatively high. In a partially powered network (supply voltage is off in some of the nodes) any deactivated transceiver with a significant leakage current is likely to load the recessive bus to ground. This will cause a common-mode voltage step each time transmission starts, resulting in increased ElectroMagnetic Emission (EME). Using pin SPLIT of the TJA1041A in combination with split termination (see Fig.5) will reduce this step effect. In normal mode and pwon/listen-only mode pin SPLIT provides a stabilized $0.5V_{CC}$ DC voltage. In standby mode, go-to-sleep command mode and sleep mode pin SPLIT is set floating.

I/O level adapter

The TJA1041A is equipped with a built-in I/O-level adapter. By using the supply voltage of the controller (to be supplied at pin $V_{I/O}$) the level adapter ratio-metrically scales the I/O-levels of the transceiver. For pins TXD, STB and EN the digital input threshold level is adjusted, and for pins RXD and ERR the HIGH-level output voltage is adjusted. This allows the transceiver to be directly interfaced with controllers on supply voltages between 2.8 V and 5.25 V, without the need for glue logic.

Pin WAKE

Pin WAKE of the TJA1041A allows local wake-up triggering by a LOW to HIGH state change as well as a HIGH to LOW state change. This gives maximum flexibility when designing a local wake-up circuit. To keep current consumption at a minimum, after a t_{wake} delay the internal bias voltage of pin WAKE will follow the logic state of this pin. A HIGH level on pin WAKE is followed by an internal pull-up to V_{BAT}. A LOW level on pin WAKE is followed by an internal pull-down towards GND. To ensure EMI performance in applications not using local wake-up it is recommended to connect pin WAKE to pin V_{BAT} or to pin GND.

TJA1041A

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	DC voltage on pin V _{CC}	no time limit	-0.3	+6	V
		operating range	4.75	5.25	V
V _{I/O}	DC voltage on pin V _{I/O}	no time limit	-0.3	+6	V
		operating range	2.8	5.25	V
V _{BAT}	DC voltage on pin V _{BAT}	no time limit	-0.3	+40	V
		operating range	5	27	V
		load dump	_	40	V
V _{TXD}	DC voltage on pin TXD		-0.3	V _{I/O} + 0.3	V
V _{RXD}	DC voltage on pin RXD		-0.3	V _{I/O} + 0.3	V
V _{STB}	DC voltage on pin STB		-0.3	V _{I/O} + 0.3	V
V _{EN}	DC voltage on pin EN		-0.3	V _{I/O} + 0.3	V
V _{ERR}	DC voltage on pin ERR		-0.3	V _{I/O} + 0.3	V
V _{INH}	DC voltage on pin INH		-0.3	V _{BAT} + 0.3	V
V _{WAKE}	DC voltage on pin WAKE		-0.3	V _{BAT} + 0.3	V
I _{WAKE}	DC current on pin WAKE		_	-15	mA
V _{CANH}	DC voltage on pin CANH	$0 < V_{CC} < 5.25 V$; no time limit	-27	+40	V
V _{CANL}	DC voltage on pin CANL	$0 < V_{CC} < 5.25 V$; no time limit	-27	+40	V
V _{SPLIT}	DC voltage on pin SPLIT	$0 < V_{CC} < 5.25 V$; no time limit	-27	+40	V
V _{trt}	transient voltages on pins CANH, CANL, SPLIT and V _{BAT}	according to ISO 7637; see Fig.6	-200	+200	V
V _{esd}	electrostatic discharge voltage	Human Body Model (HBM); note 1			
		pins CANH, CANL and SPLIT	-6	+6	kV
		all other pins	-4	+4	kV
		Machine Model (MM); note 2	-200	+200	V
T _{vj}	virtual junction temperature	note 3	-40	+150	°C
T _{stg}	storage temperature		-55	+150	°C

Notes

- 1. Equivalent to discharging a 100 pF capacitor via a 1.5 kΩ series resistor (6 kV level with pin GND connected to ground).
- 2. Equivalent to discharging a 200 pF capacitor via a 0.75 μ H series inductor and a 10 Ω series resistor.
- 3. Junction temperature in accordance with IEC 60747-1. An alternative definition is: $T_{vj} = T_{amb} + P \times R_{th(vj-amb)}$, where $R_{th(vj-amb)}$ is a fixed value. The rating for T_{vj} limits the allowable combinations of power dissipation (P) and ambient temperature (T_{amb}).

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th(j-a)}	thermal resistance from junction to ambient in SO14 package	in free air	120	K/W
R _{th(j-s)}	thermal resistance from junction to substrate of bare die	in free air	40	K/W

TJA1041A

QUALITY SPECIFICATION

Quality specification in accordance with "AEC-Q100".

CHARACTERISTICS

 V_{CC} = 4.75 V to 5.25 V; $V_{I/O}$ = 2.8 V to V_{CC} ; V_{BAT} = 5 V to 27 V; R_L = 60 Ω ; T_{vj} = -40 °C to +150 °C; unless specified otherwise; all voltages are defined with respect to ground; positive currents flow into the device; note 1.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies (pin	s V _{BAT} , V _{CC} and V _{I/O})		•	-		1
$V_{CC(sleep)}$	V _{CC} undervoltage detection level for forced sleep mode	V _{BAT} = 12 V (fail-safe)	2.75	3.3	4.5	V
V _{I/O(sleep)}	V _{I/O} undervoltage detection level for forced sleep mode		0.5	1.5	2	V
V _{BAT(stb)}	V _{BAT} voltage level for fail-safe fallback mode	V _{CC} = 5 V (fail-safe)	2.75	3.3	4.5	V
V _{BAT(pwon)}	V _{BAT} voltage level for setting pwon flag	$V_{CC} = 0 V$	2.5	3.3	4.1	V
I _{CC}	V _{CC} input current	normal mode; V _{TXD} = 0 V (dominant)	25	55	80	mA
		normal or pwon/listen-only mode; $V_{TXD} = V_{I/O}$ (recessive)	2	6	10	mA
		standby or sleep mode	_	1	10	μA
I _{I/O}	V _{I/O} input current	normal mode; V _{TXD} = 0 V (dominant)	100	350	1000	μA
		normal or pwon/listen-only mode; $V_{TXD} = V_{I/O}$ (recessive)	15	80	200	μA
		standby or sleep mode	_	0	5	μA
I _{BAT}	V _{BAT} input current	normal or pwon/listen-only mode	15	30	40	μA
		standby mode; $V_{CC} > 4.75 V$; $V_{I/O} = 2.8 V$; $V_{INH} = V_{WAKE} = V_{BAT} = 12 V$	10	20	30	μA
		sleep mode; $V_{INH} = V_{CC} = V_{I/O} = 0 V;$ $V_{WAKE} = V_{BAT} = 12 V$	10	20	30	μA
Transmitter d	lata input (pin TXD)					
V _{IH}	HIGH-level input voltage		0.7V _{I/O}	-	V _{CC} + 0.3	V
V _{IL}	LOW-level input voltage		-0.3	-	0.3V _{I/O}	V
IIH	HIGH-level input current	normal or pwon/listen-only mode; $V_{TXD} = V_{I/O}$	-5	0	+5	μA
IIL	LOW-level input current	normal or pwon/listen-only mode; $V_{TXD} = 0.3V_{I/O}$	-70	-250	-500	μA
Ci	input capacitance	not tested	-	5	10	pF

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Receiver data	output (pin RXD)	1	-			
I _{OH}	HIGH-level output current		-1	-3	-6	mA
I _{OL}	LOW-level output current	$V_{RXD} = 0.4 \text{ V}; V_{TXD} = V_{I/O};$ bus dominant	2	5	12	mA
Standby and	enable control inputs (pins ST	B and EN)				
V _{IH}	HIGH-level input voltage		0.7V _{I/O}	_	V _{CC} + 0.3	V
V _{IL}	LOW-level input voltage		-0.3	-	0.3V _{I/O}	V
I _{IH}	HIGH-level input current	$V_{STB} = V_{EN} = 0.7 V_{I/O}$	1	4	10	μA
I _{IL}	LOW-level input current	$V_{STB} = V_{EN} = 0 V$	-	0	-1	μA
Error and pov	ver-on indication output (pin E	RR)				
I _{OH}	HIGH-level output current	$\label{eq:VERR} \begin{array}{ c c } V_{ERR} = V_{I/O} - 0.4 \ V; \\ V_{I/O} = V_{CC} \end{array}$	-4	-20	-50	μA
I _{OL}	LOW-level output current	V _{ERR} = 0.4 V	0.1	0.2	0.35	mA
Local wake-u	p input (pin WAKE)			•		
I _{IH}	HIGH-level input current	V _{WAKE} = V _{BAT} – 1.9 V	-1	-5	-10	μA
IIL	LOW-level input current	$V_{WAKE} = V_{BAT} - 3.1 V$	1	5	10	μA
V _{th}	threshold voltage	V _{STB} = 0 V	V _{BAT} – 3	V _{BAT} – 2.5	V _{BAT} – 2	V
Inhibit output	(pin INH)					
ΔV_{H}	HIGH-level voltage drop	I _{INH} = -0.18 mA	0.05	0.2	0.8	V
I _L	leakage current	sleep mode	_	0	5	μA
Bus lines (pir	s CANH and CANL)	1	-			1
V _{O(dom)}	dominant output voltage	V _{TXD} = 0 V				
- ()		pin CANH	3	3.6	4.25	V
		pin CANL	0.5	1.4	1.75	V
V _{O(dom)(m)}	matching of dominant output voltage (V _{CC} – V _{CANH} – V _{CANL})		-0.1	-	+0.15	V
V _{O(dif)(bus)}	differential bus output voltage $(V_{CANH} - V_{CANL})$	$V_{TXD} = 0 V (dominant);$ 45 $\Omega < R_L < 65 \Omega$	1.5	-	3.0	V
		$V_{TXD} = V_{I/O}$ (recessive); no load	-50	_	+50	mV
V _{O(reces)}	recessive output voltage	normal or pwon/listen-only mode; $V_{TXD} = V_{I/O}$; no load	2	0.5V _{CC}	3	V
		standby or sleep mode; no load	-0.1	0	+0.1	V
I _{O(sc)}	short-circuit output current	V _{TXD} = 0 V (dominant)				
		pin CANH; V _{CANH} = 0	-40	-70	-95	mA
		pin CANL; V _{CANL} = 40 V	40	70	95	mA
I _{O(reces)}	recessive output current	–27 V < V _{CAN} < 32 V	-2.5	-	+2.5	mA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{dif(th)}$	differential receiver threshold voltage	normal or pwon/listen-only mode (see Fig.7); $-12 V < V_{CANH} < 12 V;$ $-12 V < V_{CANL} < 12 V$	0.5	0.7	0.9	V
		standby or sleep mode; -12 V < V _{CANH} < 12 V; -12 V < V _{CANL} < 12 V	0.4	0.7	1.15	V
V _{hys(dif)}	differential receiver hysteresis voltage	normal or pwon/listen-only mode (see Fig.7); $-12 V < V_{CANH} < 12 V;$ $-12 V < V_{CANL} < 12 V$	50	70	100	mV
ILI	input leakage current	$V_{CC} = 0 V$ $V_{CANH} = V_{CANL} = 5 V$	100	170	250	μA
R _{i(cm)}	common-mode input resistance		15	25	35	kΩ
R _{i(cm)(m)}	common-mode input resistance matching	V _{CANH} = V _{CANL}	-3	0	+3	%
R _{i(dif)}	differential input resistance		25	50	75	kΩ
C _{i(cm)}	common-mode input capacitance	$V_{TXD} = V_{CC}$; not tested	-	-	20	pF
C _{i(dif)}	differential input capacitance	$V_{TXD} = V_{CC}$; not tested	_	_	10	pF
R _{sc(bus)}	detectable short-circuit resistance between bus lines and V_{BAT} , V_{CC} and GND	normal mode	0	-	50	Ω
Common-mo	de stabilization output (pin SP	LIT)		-		
Vo	output voltage	normal or pwon/listen-only mode; -500 μ A < I _{SPLIT} < 500 μ A	0.3V _{CC}	0.5V _{CC}	0.7V _{CC}	V
I_	leakage current	standby or sleep mode; -22 V < V _{SPLIT} < 35 V	-	0	5	μA
Timing chara	cteristics; see Figs 8 and 9					
t _{d(TXD-BUSon)}	delay TXD to bus active	normal mode	25	70	110	ns
t _{d(TXD-BUSoff)}	delay TXD to bus inactive	normal mode	10	50	95	ns
t _{d(BUSon-RXD)}	delay bus active to RXD	normal or pwon/listen-only mode	15	65	115	ns
$t_{d(BUSoff-RXD)}$	delay bus inactive to RXD	normal or pwon/listen-only mode	35	100	160	ns
t _{PD(TXD-RXD)}	propagation delay TXD to RXD	V _{STB} = 0 V	40	-	255	ns
t _{UV(VCC)} , t _{UV(VI/O)}	undervoltage detection time on V_{CC} and $V_{I\!/\!O}$		5	10	12.5	ms
t _{dom(TXD)}	TXD dominant time-out	$V_{TXD} = 0 V$	300	600	1000	μs
t _{dom(bus)}	bus dominant time-out	V _{dif} > 0.9 V	300	600	1000	μs

TJA1041A

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t _{h(min)}	minimum hold time of go-to-sleep command		20	35	50	μs
t _{BUSdom}	dominant time for wake-up via bus	standby or sleep mode; V _{BAT} = 12 V	0.75	1.75	5	μs
t _{BUSrec}	recessive time for wake-up via bus	standby or sleep mode; V _{BAT} = 12 V	0.75	1.75	5	μs
t _{wake}	minimum wake-up time after receiving a falling or rising edge	standby or sleep mode; V _{BAT} = 12 V	5	25	50	μs
Thermal shut	down		•			
T _{j(sd)}	shutdown junction temperature		155	165	180	°C

Note

 All parameters are guaranteed over the virtual junction temperature range by design, but only 100 % tested at T_{amb} = 125 °C for dies on wafer level and in addition to this, 100 % tested at T_{amb} = 125 °C for cased products, unless specified otherwise. For bare dies, all parameters are only guaranteed with the reverse side of the die connected to ground.

TEST AND APPLICATION INFORMATION











TJA1041A



BONDING PAD LOCATIONS

SYMBOL	PAD	COORDI	NATES ⁽¹⁾
STMBOL	FAD	x	У
TXD	1	664.25	3004.5
GND	2	75.75	3044.25
V _{CC}	3	115.5	2573
RXD	4	115.5	1862.75
V _{I/O}	5	115.5	115.5
EN	6	264.5	114
INH	7	667.75	85
ERR	8	1076.75	115.5
WAKE	9	1765	85
V _{BAT}	10	1765	792.5
SPLIT	11	1765	1442.25
CANL	12	1765	2115
CANH	13	1751	3002.5
STB	14	940.75	3004.5

Note

1. All x/y coordinates represent the position of the centre of each pad (in μ m) with respect to the left hand bottom corner of the top aluminium layer.





Fig.10 Bonding pad locations.

TJA1041A

PACKAGE OUTLINE



TJA1041A

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 225 °C (SnPb process) or below 245 °C (Pb-free process)
 - for all BGA, HTSSON-T and SSOP-T packages
 - for packages with a thickness \geq 2.5 mm
 - for packages with a thickness < 2.5 mm and a volume ≥ 350 mm³ so called thick/large packages.
- below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm³ so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^\circ\text{C}.$

2004 Feb 20

TJA1041A

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE ⁽¹⁾	SOLDERING METHOD	
FACKAGE (*)	WAVE	REFLOW ⁽²⁾
BGA, HTSSONT ⁽³⁾ , LBGA, LFBGA, SQFP, SSOPT ⁽³⁾ , TFBGA, USON, VFBGA	not suitable	suitable
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ⁽⁴⁾	suitable
PLCC ⁽⁵⁾ , SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended ⁽⁵⁾⁽⁶⁾	suitable
SSOP, TSSOP, VSO, VSSOP	not recommended ⁽⁷⁾	suitable
CWQCCNL ⁽⁸⁾ , PMFP ⁽⁹⁾ , WQCCNL ⁽⁸⁾	not suitable	not suitable

Notes

- 1. For more detailed information on the BGA packages refer to the "(*LF*)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- 4. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 6. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 7. Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- 8. Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- 9. Hot bar or manual soldering is suitable for PMFP packages.

TJA1041A

DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS ⁽²⁾⁽³⁾	DEFINITION
1	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
11	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Bare die — All die are tested and are guaranteed to comply with all data sheet limits up to the point of wafer sawing for a period of ninety (90) days from the date of Philips' delivery. If there are data sheet limits not guaranteed, these will be separately indicated in the data sheet. There are no post packing tests performed on individual die or wafer. Philips Semiconductors has no control of third party procedures in the sawing, handling, packing or assembly of the die. Accordingly, Philips Semiconductors assumes no liability for device functionality or performance of the die or systems after third party sawing, handling, packing or assembly of the die. It is the responsibility of the customer to test and qualify their application in which the die is used.

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2004

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

R16/02/pp24

Date of release: 2004 Feb 20

Document order number: 9397 750 12824

SCA76

Let's make things better.



