

- Remote Terminal ADSL Line Driver
  - Ideal for Both Full Rate ADSL and G.Lite
  - Compatible With 1:2 Transformer Ratio
- Wide Supply Voltage Range +5 V to +14 V
  - Ideal for Single Supply +12-V Operation
  - Low 2.1 pA/√Hz Noninverting Current Noise

     Reduces Noise Feedback Through
    Hybrid Into Downstream Channel
- Wide Output Swing
  - 18.4 Vpp Differential Output Voltage, R<sub>I</sub> = 50  $\Omega$ , 12-V Single Supply
- High Output Current
  - 275 mA (typ)




#### High Speed

- 100 MHz (-3 dB, G=1, 12-V Single Supply)
- 600 V/μs Slew Rate (G = 4, 12-V Single Supply)
- Low Distortion, Single-Ended, G = 4
  - 72 dBc (250 kHz, 2 Vpp, 25 Ω load)
  - 78 dBc (250 kHz, 2 Vpp, 100 Ω load)
- Low Power Shutdown (THS6093)
  - 300 μA Total Standby Current
- Thermal Shutdown and Short Circuit Protection
- Standard SOIC, SOIC PowerPAD™, and TSSOP PowerPAD™ Package
- Evaluation Module Available



#### description

The THS6092/3 is a high-speed line driver ideal for driving signals from the remote terminal to the central office in asymmetrical digital subscriber line (ADSL) applications. It can operate from a single +12-V supply voltage while drawing only 7.3 mA of supply current per channel. It offers low –72 dBc total harmonic distortion driving a 25- $\Omega$  load (2 Vpp). The THS6092/3 offers a high 18.4-Vpp differential output swing across a 50- $\Omega$  load from a single +12-V supply. The THS6093 features a low-power shutdown mode, consuming only 300  $\mu$ A quiescent current per channel. The THS6092/3 is packaged in a standard SOIC, SOIC PowerPAD<sup>TM</sup>, and TSSOP PowerPAD<sup>TM</sup> package.



#### **RELATED PRODUCTS**

DEVICE	DESCRIPTION
THS6042/3	350-mA, ±12 ADSL CPE line driver
THS6052/3	175-mA, ±12 V ADSL CPE line driver
OPA2677	380-mA, +12 V ADSL CPE line driver
THS6062	Low noise ADSL receiver



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

TEXAS INSTRUMENTS

SLOS345C - JANUARY 2001 - REVISED OCTOBER 2002

#### **AVAILABLE OPTIONS**

	PACKAGED DEVICE						
TA	SOIC-8† (D)	SOIC-8† PowerPAD (DDA)	SOIC-14 <sup>†</sup> (D)	TSSOP-14 <sup>†</sup> PowerPAD (PWP)	EVALUATION MODULES		
0°C to 70°C	THS6092CD	THS6092CDDA	THS6093CD	THS6093CPWP	THS6092EVM THS6093EVM		
-40°C to 85°C	THS6092ID	THS6092IDDA	THS6093ID	THS6093IPWP	_		

<sup>†</sup> All packages are available taped and reeled. Add an R-suffix to the device type (i.e., THS6092IDR).

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V <sub>CC+</sub> to V <sub>CC-</sub>	14.7 V
Input voltage	
Output current (see Note 1)	350 mA
Differential input voltage	± 3 V
Maximum junction temperature	150°C
Total power dissipation at (or below) 25°C free-air temperature	See Dissipation Ratings Table
Operating free-air temperature, T <sub>A</sub> : Commercial	
Industrial	–40°C to 85°C
Storage temperature, T <sub>stq</sub> : Commercial	–65°C to 125°C
Industrial	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The THS6092 and THS6093 may incorporate a PowerPAD™ on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI Technical Brief SLMA002 for more information about utilizing the PowerPAD™ thermally enhanced package.

#### **DISSIPATION RATING TABLE**

PACKAGE	θЈА	θЈС	T <sub>A</sub> = 25°C§ POWER RATING	T <sub>A</sub> = 70°C§ POWER RATING	T <sub>A</sub> = 85°C§ POWER RATING
D-8	95°C/W <sup>‡</sup>	38.3°C/W <sup>‡</sup>	1.1 W	0.63 W	0.47 W
DDA	45.8°C/W	9.2°C/W	2.3 W	1.31 W	0.98 W
D-14	66.6°C/W‡	26.9°C/W‡	1.6 W	0.90 W	0.68 W
PWP	37.5°C/W	1.4°C/W	2.8 W	1.60 W	1.20 W

<sup>&</sup>lt;sup>‡</sup> This data was taken using the JEDEC proposed high-K test PCB. For the JEDEC low-K test PCB, the Θ<sub>JA</sub> is168°C/W for the D–8 package and 122.3°C/W for the D–14 package.

## recommended operating conditions

		MIN	NOM MAX	UNIT
Supply voltage, V <sub>CC+</sub> to V <sub>CC-</sub>	Dual supply	±2.5	±7	.,
	Single supply	+5	+14	V
On and the office of the control of T	C-suffix	0	70	
Operating free-air temperature, T <sub>A</sub>	I-suffix	-40	85	°C



<sup>§</sup> Power rating is determined with a junction temperature of 130°C. This is the point where distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance.

electrical characteristics over recommended operating free-air temperature range, T<sub>A</sub> = 25°C, V<sub>CC+</sub> = 12 V, V<sub>CC-</sub> = GND, R<sub>FEEDBACK</sub> = 750  $\Omega$ , R<sub>L</sub> = 25  $\Omega$  (unless otherwise noted)

## dynamic performance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BW Small-signal bandwidth (-3 dB) G=1	V <sub>CC</sub> = 12 V		100		NAL I-	
	Small-signal bandwidth (-3 dB) G=1	V <sub>CC</sub> = 5 V		90		MHz
CD	Claurate (see Note 2)	V <sub>CC</sub> = 12 V		600		1//
SR	Slew rate (see Note 2)	V <sub>CC</sub> = 5 V		400		V/μs

NOTE 2: Slew rate is defined from the 25% to the 75% output levels.

## noise/distortion performance

	PARAMETER			TEST CONDITIONS			TYP	MAX	UNIT	
	Total harmonic disto	Total harmonic distortion		$R_L = 25 \Omega$ , f = 250  kHz	V <sub>O(pp)</sub> = 2 V		-70			
THD	(single-ended configurat	guration)	Gain = 4,	R <sub>L</sub> = 25 Ω,	V <sub>O(pp)</sub> = 2 V		-72		dBc	
			$V_{CC} = 12 \text{ V},  f = 250 \text{ kHz}$		V <sub>O(pp)=7</sub> V		-68			
Vn	Input voltage noise		V <sub>CC</sub> = 12 V,	V <sub>CC</sub> = 12 V, 5 V, f = 10 kHz			2.1		nV/√Hz	
	Input ourrent noise	+Input	V00 - 12 V	/ <sub>CC</sub> = 12 V, 5 V, f = 10 kHz			2.1		pA/√Hz	
<sup>I</sup> n	Input current noise	-Input	$ACC = 15 A^{\prime}$	5 V, I = 10 KHZ			10.9		pA/√HZ	
X <sub>T</sub>	Crosstalk	0 4		$V_O = 2 \text{ Vpp}$ $R_L = 25 \Omega$	V <sub>CC</sub> = 5 V		-65		dBc	
'					V <sub>CC</sub> = 12 V		-63			

#### dc performance

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
	long to effect yeltogo		T <sub>A</sub> = 25°C		6	16	
	Input offset voltage		T <sub>A</sub> = full range			21	mV
Vos	Differential effect voltage	V <sub>CC</sub> = 12 V, 5 V	T <sub>A</sub> = 25°C		1	6	
	Differential offset voltage		T <sub>A</sub> = full range			8	
	Offset drift		T <sub>A</sub> = full range		20		μV/°C
	- Input bias current		T <sub>A</sub> = 25°C		3	10	
			T <sub>A</sub> = full range			12	
l.o.	I loout bigg gurrant	Voc - 12 V 5 V	T <sub>A</sub> = 25°C		1	6	^
ΙΒ	+ Input bias current	V <sub>CC</sub> = 12 V, 5 V	T <sub>A</sub> = full range			7	μΑ
	Differential input bias current		T <sub>A</sub> = 25°C		3	10	
	Differential input bias current		T <sub>A</sub> = full range			12	
ZOL	Open loop transimpedance	$R_L = 1 k\Omega$	V <sub>CC</sub> = 12 V, 5 V		0.9		$M\Omega$

SLOS345C - JANUARY 2001 - REVISED OCTOBER 2002

electrical characteristics over recommended operating free-air temperature range, T<sub>A</sub> = 25°C, V<sub>CC+</sub> = 12 V, V<sub>CC-</sub> = GND, R<sub>FEEDBACK</sub> = 750  $\Omega$ , R<sub>L</sub> = 25  $\Omega$  (unless otherwise noted) (continued)

## input characteristics

	PARAMETER	TEST COND	TEST CONDITIONS		TYP	MAX	UNIT
		Vaa EV	T <sub>A</sub> = 25°C	1.5 to 3.5	1.1 to 3.9		
\/	lanut common mode voltege renge	V <sub>CC</sub> = 5 V	T <sub>A</sub> = full range	1.6 to 3.4			V
VICR	Input common-mode voltage range	Va a 42 V	T <sub>A</sub> = 25°C	2.3 to 9.7	1.8 to 10.2		V
		V <sub>CC</sub> = 12 V	T <sub>A</sub> = full range	2.4 to 9.6			
		V <sub>CC</sub> = 5 V	T <sub>A</sub> = 25°C	56	63		
CMRR	Occurred to the section of the section		T <sub>A</sub> = full range	54			dB
CIVIKK	Common-mode rejection ratio	10.1/	T <sub>A</sub> = 25°C	50	56		uБ
		V <sub>CC</sub> = 12 V	T <sub>A</sub> = full range	48			
р.	Input registance	+ Input			1		MΩ
R <sub>I</sub>	Input resistance	-Input	·		15		Ω
CI	Input capacitance				2		pF

## output characteristics

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
			D 05.0	V <sub>CC</sub> = 5 V	1.4 to 3.6	1.1 to 3.9		
.,	Vo. Output voltage swing	Single ended	$R_L = 25 \Omega$	V <sub>CC</sub> = 12 V	1.9 to 10.1	1.4 to 10.6		.,
VO Output voltage swing	100 mV overdrive	D 400.0	V <sub>CC</sub> = 5 V	1.3 to 3.7	1.05 to 3.95		·	
			$R_L = 100 \Omega$	V <sub>CC</sub> = 12 V	1.5 to 10.5	1.1 to 10.9		
	Output summer!		$R_L = 3.6 \Omega$ ,	V <sub>CC</sub> = 5 V		240		4
IO	Output current		$R_L = 10 \Omega$ ,	V <sub>CC</sub> = 12 V	240	275		mA
Isc	Short-circuit current		$R_L = 0 \Omega$ ,	V <sub>CC</sub> = 12 V		325		mA
	Output resistance		Open loop			15		Ω

## power supply

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V	On a ratio a range	Dual supply					±7	
VCC	Operating range	Single supply			4.5		14	V
			V <sub>CC</sub> = 5 V	T <sub>A</sub> = 25°C		6.7	8.8	A
loo	Outlement ourment (analy driver)	Outros of comment (see the driver)		T <sub>A</sub> = full range			10	mA
Icc	Quiescent current (each driver)		V 40 V	T <sub>A</sub> = 25°C		7.3	9.5	
			V <sub>CC</sub> = 12 V	T <sub>A</sub> = full range			10.5	mA
				T <sub>A</sub> = 25°C	-54	-58		
DODD	Barrara area la resta esta e resta		$V_{CC} = 5 V$	T <sub>A</sub> = full range	-46	-		10
PSRR	Power supply rejection ratio		1011	T <sub>A</sub> = 25°C	-58	-70		dB
			V <sub>CC</sub> = 12 V	T <sub>A</sub> = full range	-50			



SLOS345C - JANUARY 2001 - REVISED OCTOBER 2002

electrical characteristics over recommended operating free-air temperature range, T<sub>A</sub> = 25°C, V<sub>CC+</sub> = 12 V, V<sub>CC-</sub> = GND, R<sub>FEEDBACK</sub> = 750  $\Omega$ , R<sub>L</sub> = 25  $\Omega$  (unless otherwise noted) (continued)

## shutdown characteristics (THS6093 only)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIL(SHDN)	Shutdown pin voltage for power up	V <sub>CC</sub> = 12 V, GND = 6 V (GND Pin as Reference)			0.8	٧
VIH(SHDN)	Shutdown pin voltage for power down	V <sub>CC</sub> = 12 V, GND = 6 V (GND Pin as Reference)	2			٧
ICC(SHDN)	Total quiescent current when in shutdown state	V <sub>SHDN</sub> = 8 V, V <sub>GND</sub> = 6 V, V <sub>CC</sub> = 12 V		0.3	0.7	mA
tDIS	Disable time (see Note 3)	V <sub>CC</sub> = 12 V		0.2		μs
tEN	Enable time (see Note 3)	V <sub>CC</sub> = 12 V		0.5		μs
I <sub>IL</sub> (SHDN)	Shutdown pin input bias current for power up	V <sub>SHDN</sub> = 6 V, V <sub>GND</sub> = 6 V, V <sub>CC</sub> = 12 V		40	100	μА
IH(SHDN)	Shutdown pin input bias current for power down	V <sub>SHDN</sub> = 9.3 V, V <sub>GND</sub> = 6 V, V <sub>CC</sub> = 12 V		50	100	μΑ

NOTE 3: Disable/enable time is defined as the time from when the shutdown signal is applied to the SHDN pin to when the supply current has reached half of its final value.

## **APPLICATION INFORMATION**




Figure 1. THS6092 ADSL Application With 1:2 Transformer Ratio





10-Jun-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
THS6092ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	60921	Samples
THS6092IDDAR	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	60921	Samples
THS6093CPWPR	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	HS6093C	Samples
THS6093ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	THS6093I	Samples
THS6093IPWP	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS6093I	Samples
THS6093IPWPG4	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS6093I	Samples
THS6093IPWPR	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS6093I	Samples
THS6093IPWPRG4	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS6093I	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## PACKAGE OPTION ADDENDUM

10-Jun-2014

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Mar-2016

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS6092IDDAR	SO Power PAD	DDA	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS6093CPWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
THS6093IPWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 14-Mar-2016




\*All dimensions are nominal

7 til diritoriolorio di o riorini di								
Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
THS6092IDDAR	SO PowerPAD	DDA	8	2500	367.0	367.0	38.0	
THS6093CPWPR	HTSSOP	PWP	14	2000	367.0	367.0	38.0	
THS6093IPWPR	HTSSOP	PWP	14	2000	367.0	367.0	38.0	

## DDA (R-PDSO-G8)

## PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



## DDA (R-PDSO-G8)


# PowerPAD™ PLASTIC SMALL OUTLINE

## THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206322-4/L 05/12

NOTE: A. All linear dimensions are in millimeters



## DDA (R-PDSO-G8)

## PowerPAD™ PLASTIC SMALL OUTLINE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



## D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PWP (R-PDSO-G14)

## PowerPAD ™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




# PWP (R-PDSO-G14) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206332-2/AO 01/16


NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



## PWP (R-PDSO-G14)

## PowerPAD™ PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




# PWP (R-PDSO-G14) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206332-44/AO 01/16

NOTE: A. All linear dimensions are in millimeters


🛕 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



## PWP (R-PDSO-G14)

## PowerPAD™ PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity