

# TDA8139, TDA8139/D

# Double (5.1 V and adjustable) voltage regulator with reset and disable functions

### Features

- Input voltage range: 7 V to 18 V
- Output currents up to 750 mA
- Fixed Precision output 1 voltage: 5.1 V ±2%
- Adjustable output 2 voltage: 2.8 to 16 V
- Output 1 with reset function
- Output 2 with disable function by TTL input
- Short-circuit protection at both outputs
- Thermal protection
- Low dropout voltage

### Description

The TDA8139 and the TDA8139/D are monolithic dual positive voltage regulators designed to provide a fixed precision output voltage of 5.1 V and an adjustable voltage between 2.8 and 16 V for currents up to 750 mA.

An internal reset circuit generates a reset pulse when the voltage of OUTPUT1 drops below the regulated voltage value.

### Figure 1. TDA8139

### OUTPUT2 can be disabled via the TTL input.

Short-circuit and thermal protections are included in all versions.



### Tat le 1. Device summary

Order code	Packaging
TDA8139	Tray
TDA8139/D	Tray



# Contents

1	Description
2	Electrical characteristics 4   2 1 Electrical characteristics
3	Circuit description
4	Application diagrams
5	Power dissipation and layout indications
6	Package mechnical data 10   6.1 Environmentally-friendly packages 12
7	Revision history
0050	Electrical characteristics    4      2.1    Electrical characteristics    4      Circuit description    6      Application diagrams    8      Power dissipation and layout indications    9      Package mechnical data    10      6.1    Environmentally-friendly packages    12      Revision history    13



# 1 Description







# 2 Electrical characteristics

Table 2.	Absolute maximum ratings	
----------	--------------------------	--

Symbol	Parameter	Value	Unit
V <sub>IN</sub>	C input voltage on pins INPUT1 and INPUT2	20	V
V <sub>DIS</sub>	Disable input voltage	20	V
V <sub>RST</sub>	Output voltage on pin RESET	20	V
I <sub>O1,2</sub>	Output currents	Internally limited	
Pt	Power dissipation	Internally limited	
T <sub>STG</sub>	Storage temperature	-65 to +150	°C
TJ	Junction temperature	0 to +150	°C

Table	3.	Thermal	data
Tuble	0.	i nomun	autu

Table 5.	inermai data			51
Symbol	Parameter		Value	Unit
R <sub>thJC</sub>	Thermal resistance (junction-to-case)	TDA8139 TDA8139/D	9 15	°C/W
R <sub>thJA</sub>	Thermal resistance <sup>(1)</sup> (junction-to- ambient)	TDA8139 TDA8139/D	50 56	°C/W
TJ	Maximum recommended junction temperature		140	°C
T <sub>OPER</sub>	Operating free air temperature range		0 to +70	°C

1. Mounted on board, refer to Section 5.

### 2.1 Electrical characteristics

 $T_{AMB}$  = 25° C,  $V_{IN1}$  = 7 V,  $V_{IN2}$  = 10 V, unless otherwise specified.

Table 4. Electrical characteristic	Table 4.	Electrical characteristics
------------------------------------	----------	----------------------------

Symbol	Parameter	Test conditions	Minimum	Typical	Maximum	Unit
V <sub>O1</sub>	Output voltage	I <sub>O1</sub> = 10 mA	5	5.1	5.2	V
V <sub>O2</sub>	Output voltage	I <sub>O2</sub> = 10 mA	2.8		16.0	V
V <sub>IO1,2</sub>	Dropout voltage	I <sub>O1,2</sub> = 750 mA			1.4	V
V <sub>O1,2LI</sub>	Line regulation	$\begin{array}{l} 7 \ V < V_{IN1} < 14 \ V \\ 12 \ V < V_{IN2} < 18 \ V \\ I_{O1,2} = 200 \ \text{mA}, \ V_{O2} = 10 \ V \end{array}$			50 100	mV
V <sub>O1,2LO</sub>	Load regulation	$5 \text{ mA} < I_{O1} < 600 \text{ mA}$ $5 \text{ mA} < I_{O2} < 600 \text{ mA}$ $V_{O2} = 10 \text{ V}$			100 200	mV



Symbol	Parameter	Test conditions	Minimum	Typical	Maximum	Unit
Ι <sub>Q</sub>	Quiescent current	I <sub>O1</sub> = 10 mA, OUTPUT2 Disabled			2	mA
V <sub>O1RST</sub>	Reset threshold voltage	$K = V_{O1}, \ V_{IN1} \geq 7 \ V$	K - 0.4	K - 0.25	K - 0.1	V
V <sub>RTH</sub>	Reset threshold hysteresis	See circuit description.	20	50	75	mV
t <sub>RD</sub>	Reset pulse delay	C <sub>e</sub> = 100 nF See circuit description.		25		ms
V <sub>RL</sub>	Saturation voltage in reset condition	I <sub>RESET</sub> = 5 mA			0.4	V
I <sub>RH</sub>	Leakage current in normal condition	I <sub>RESET</sub> = 10 V			10	μA
K <sub>01, 2</sub>	Output voltage thermal drift	$K_0 = \frac{\Delta V_0 \cdot 10^6}{\Delta T \cdot V_0}$ $T_J = 0 \text{ to } + 125^{\circ}\text{C}$		100		ppm/°C
I <sub>O1,2SC</sub>	Short circuit output current	$V_{IN1,2} = 7 V$ $V_{IN1,2} = 16 V^{(1)}$			1.6 1.0	А
V <sub>DISH</sub>	Disable voltage high (OUT2 active)		2	- 10 <sup>1</sup>	7.0	v
V <sub>DISL</sub>	Disable voltage low (OUT2 disabled)		×0	K.	0.8	v
I <sub>DIS</sub>	Disable bias current	0 V < V <sub>DIS</sub> < 7 V	-100		2	μA
V <sub>REF</sub>	Reference voltage at PROGRAM Pin	005		2.5		V
T <sub>JSD</sub>	Junction temperature for thermal shutdown			145		°C

#### Table 4. Electrical characteristics (continued)

The output short-circuit currents are tested one channel at time. During a short-circuit, a large consumption of power occurs, but the thermal protection circuit prevents any excessive temperatures. A safe permanent short-circuit protection is only guaranteed for input voltages up to 16 V.



#### **Circuit description** 3

The TDA8139 and the TDA8139/D are dual-voltage regulators with reset and disable functions.

The two regulation parts are supplied from a single voltage reference circuit trimmed by zener zapping during EWS testing. Since the supply voltage of this voltage reference is connected to pin INPUT1 (VIN1), the second regulator will not work if pin INPUT1 is not supplied.

The adjustable voltage of pin OUTPUT2 (V<sub>O2</sub>) is defined by output bridge resistors (R1, R2): the values of these resistors are calculated to obtain, with the targetted value for  $V_{O2}$ , the reference voltage (V<sub>REF</sub> = 2.5 V) on the median point connected to pin PROGRAM.

The output stages have been realized using a Darlington configuration with a typical dropout voltage of 1.2 V.

The disable circuit will switch off pin OUTPUT2 if a voltage less than 0.8 V is applied to pin DISABLE.

The reset circuit checks the voltage at pin OUTPUT1. If this voltage drops below V<sub>01</sub> 0.25 V (4.85 V Typ.), the "a" comparator (Figure 4) rapidly discharges capacitor Ce and the reset output immediately switches to low. When the voltage at pin OUTPUT1 exceeds VO1 -0.2 V (4.9 V Typ.), the external capacitor voltage (V<sub>Ce</sub>) increases linearly to the reference voltage ( $V_{REF}$  = 2.5 V) corresponding to a reset pulse delay  $t_{RD}$  as shown in *Figure 5*.

$$t_{\rm RD} = \frac{C_{\rm e} \times 2.5V}{10 \mu \rm A}$$

Afterwards, the reset output returns to high. To avoid glitches in the reset output, the second comparator "b" has a large hysteresis (1.9 V).



#### Figure 4. **Reset diagram**

### TDA8139, TDA8139/D

57

#### Figure 5. Internal reset voltages



7/14

#### **Application diagrams** 4



#### Figure 6. **TDA8139 typical application**



### 5 Power dissipation and layout indications

The power is mainly dissipated by the two device buffers. It can be calculated by the equation:

 $\mathsf{P} = (\mathsf{V}_{\mathsf{IN1}}\text{-}\mathsf{V}_{\mathsf{O1}}) \ge \mathsf{I}_{\mathsf{OUT1}} + (\mathsf{V}_{\mathsf{IN2}}\text{-}\mathsf{V}_{\mathsf{O2}}) \ge \mathsf{I}_{\mathsf{O2}}$ 

The following table lists the different  $R_{thJA}$  values of these packages with or without a heatsink and the corresponding maximum power dissipation assuming:

Maximum ambient temperature = 70 °C

Maximum junction temperature = 140 °C

Table 5.	R <sub>th.IA</sub>	values with	or without	heatsinks
----------	--------------------	-------------	------------	-----------

Device	Heatsink	RthJA in °C/W	P <sub>MAX</sub> in W
TDA8139	No	50	1.4
1040139	Yes	20	3.5 G
TDA8139/D	No	56 to 40	1.25 to 1.75
TDA0139/D	Yes	32	2.2

#### Figure 8. Thermal resistance (junction-to-ambient) of DIP16 package without heatsink







# 6 Package mechnical data



Figure 10. 9-pin plastic single in-line package

Table 6.	JEDEC standard pa	ckage dimensions	(9-pin plastic s	sinale in-line)
			(• p p	•

Dim.		mm	OV VO		Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
А		*(*	7.1			0.280
a1	2.7		3	0.106		0.118
В		~ <u>0</u> ~.	24.8			0.976
b1	20	0.5			0.020	
b3	0.85		1.6	0.033		0.063
С	0,0	3.3			0.130	
c1		0.43			0.017	
c2		1.32			0.052	
D			21.2			0.835
d1		14.5			0.571	
е		2.54			0.100	
e3		20.32			0.800	
L	3.1			1.122		
L1		3			0.116	

Dim.	mm			Inches	
L2		17.6		0.693	
L3			0.25		0.010
М		3.2		0.126	
N		1		0.039	

### Table 6. JEDEC standard package dimensions (9-pin plastic single in-line) (continued)

Figure 11. 16-pin plastic dual in-line package, 300-mil width



Table 7. JEDEC standard package dimensions (16-pin plastic dual in-line)

Dim.	mm			Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.
А		200	5.33			0.210
A1	0.38	Do		0.015		
A2	2.92	3.30	4.95	0.115	0.130	0.195
b	0.36		0.56	0.014		0.022
b2	C.	1.52	1.78		0.060	0.070
c	0.20	0.25	0.36	0.008	0.010	0.014
D	18.67	19.18	19.69	0.735	0.755	0.775
е		2.54			0.100	
E1	6.10	6.35	7.11	0.240	0.250	0.280
L	2.92	3.30	3.81	0.115	0.130	0.150

### 6.1 Environmentally-friendly packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance.

ECOPACK specifications, grade definitions and product status are available at: *www.st.com.* ECOPACK is an ST trademark.

obsolete Product(s) - Obsolete Product(s)

# 7 Revision history

#### Table 8.Document revision history

	Revision	Changes
March 1994	1.0	First Issue
October 2000	1.3	
July 2001	1.4	Datasheet update and addition of DIP16 package
August 2001	1.5	General update; DISABLE pin renamed DISABLE (function remains unchanged
September 2001	1.6	Thermal data updated
October 2001	1.7	Thermal data updated, figures 1 and 2 updated
25-Feb-2009	2	Template updated, section 6.1 added
letepro	duct	Thermal data updated, figures 1 and 2 updated Template updated, section 6.1 added



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

