


Highly integrated tuner for AM/FM car radio

Features

- Fully integrated VCO for world tuning
- High performance PLL for fast RDS system
- AM/FM mixers with high image rejection
- Integrated AM-LNA and AM-PINDIODE
- Automatic self alignment for image rejection
- Digital IF signal processing, high performance and drift-free
- Integrated IF-filters with high selectivity, high dynamic range and FM adaptive bandwidth control
- RDS demodulation with group and block synchronization
- High performance stereodecoder with noiseblanker
- I²C bus controlled
- Single 5 V supply
- LQFP44 package

Description

The TDA7703R highly integrated tuner (HIT44) is part of a family of tuners for carradio applications.



It contains mixers and IF amplifiers for AM and FM, fully integrated VCO and PLL synthesizer, IF-processing including adaptive bandwidth control (FM), stereo decoder and RDS decoder on a single chip.

The utilization of digital signal processing results in numerous advantages against today's tuners:

- Very low number of external components
- Very small space occupation and easy application
- Very high selectivity due to digital filters
- High flexibility by software control
- Automatic image rejection alignment.

Table 1. Device summary

Order code	Package	Packing
TDA7703R	LQFP44 (10x10x1.4mm)	Tray
TDA7703RTR	LQFP44 (10x10x1.4mm)	Tape and reel

Contents TDA7703R

Contents

1	Bloc	k diagram and pin description6
	1.1	Block diagram
	1.2	Pin description 7
2	Func	tion description
	2.1	FM - mixer 9
	2.2	FM - AGC 9
	2.3	AM - LNA 9
	2.4	AM - AGC
	2.5	AM - mixer 9
	2.6	IF A/D converters
	2.7	Audio D/A converters
	2.8	VCO 10
	2.9	PLL 10
	2.10	Crystal oscillator
	2.11	DSP 10
	2.12	IO interface pins
	2.13	Serial interface
3	Elect	rical specifications
	3.1	Absolute maximum ratings
	3.2	Thermal data
	3.3	General key parameters
	3.4	Electrical characteristics
		3.4.1 FM - section
		3.4.2 AM - section
		3.4.3 VCO
		3.4.4 Phase locked loop
		3.4.5 Audio DAC
		3.4.6 IO interface pins
		3.4.7 I ² C interface
	3.5	Overall system performance

TDA7703R	Contents

		3.5.1	FM overall system performance	18
		3.5.2	AM MW overall system performance	20
		3.5.3	AM LW overall system performance	21
4	Fron	it-end p	rocessing	22
5	Wea	k signa	I processing	24
	5.1	FM IF-	-processing	24
		5.1.1	Dynamic channel selection filter (DISS)	24
		5.1.2	Soft mute	24
		5.1.3	Adjacent channel mute	25
		5.1.4	Stereo blend	25
		5.1.5	High cut control	26
		5.1.6	Stereo decoder	27
	5.2	AM IF-	-processing	27
		5.2.1	Channel selection filter	27
		5.2.2	Soft mute	27
		5.2.3	High cut control	28
6	Арр	lication	schematic	29
7	Pack	cage inf	ormation	30
8	Revi	sion his	story	31

List of tables TDA7703R

List of tables

Table 1.	Device summary	. 1
Table 2.	Pin description	. 7
Table 3.	Absolute maximum ratings	13
Table 4.	Thermal data	_
Table 5.	General key parameters	13
Table 6.	FM - section	14
Table 7.	AM - section	15
Table 8.	VCO	15
Table 9.	Phase locked loop	16
Table 10.	Audio DAC	16
Table 11.	IO interface pins	
Table 12.	I ² C interface	
Table 13.	FM overall system performance	18
Table 14.	AM MW overall system performance	20
Table 15.	AM LW overall system performance	
Table 16.	Register 0x00	
Table 17.	Register 0x01	
Table 18.	Register 0x02	
Table 19.	Dynamic channel selection filter (DISS)	24
Table 20.	Soft mute	
Table 21.	Adjacent channel mute	
Table 22.	Stereo blend	
Table 23.	High cut control	26
Table 24.	De-emphasis filter	
Table 25.	Stereo decoder	
Table 26.	Channel selection filter	
Table 27.	Soft mute	
Table 28.	High cut control	28
Table 29.	Document revision history	31

TDA7703R List of figures


List of figures

Figure 1.	Functional block diagram	. 6
Figure 2.	Pin connection (top view)	. 7
Figure 3.	I ² C "write" sequence	11
Figure 4.	I ² C "read" sequence	
Figure 5.	I ² C bus timing diagram	
Figure 6.	FM input set-up	
Figure 7.	AM MW input set up	20
Figure 8.	AM LW input set-up	21
Figure 9.	Typical application schematic	29
Figure 10.	LQFP44 (10x10x1.4mm) mechanical data and package dimensions	

Block diagram and pin description 1

Block diagram 1.1

Figure 1. Functional block diagram



1.2 Pin description

Figure 2. Pin connection (top view)




Table 2. Pin description

Pin #	Pin name	Description
1	LF1	PLL loopfilter output
2	TCAGCFM	FM AGC time constant
3	FMMIXDEC	FM mixer decoupling
4	FMIXIN	FM mixer input
5	GND-RF	RF Ground
6	FMPINDRV	FM AGC PIN diode driver
7	VCC-RF	5 V supply for RF section
8	TCAM	AM AGC time constant
9	PINDDEC	AM AGC internal PIN diode decoupling
10	PINDIN	AM AGC internal PIN diode input
11	GND-LNA	GND of AM LNA, AM internal PIN diode , AM mixer, IF
12	LNAIN	AM LNA input
13	LNADEC	AM LNA decoupling
14	LNAOUT	AM LNA output first stage

7/32

Table 2. Pin description (continued)

Table 2.	rin description (continued)		
Pin #	Pin name	Description	
15	LNAIN2	AM LNA input 2 nd stage	
16	LNAOUT2	AM LNA output	
17	LNADEC2	AM LNA decoupling 2nd stage	
18	AMMIXIN	AM mixer input	
19	VREF165	1.65 V reference voltage decoupling	
20	VREFDEC	3.3 V reference voltage decoupling	
21	GND-DIG	Digital GND	
22	VCC-DIG	5 V supply for digital logic	
23	VCCREG1V2	VCC of 1.2 V regulator	
24	REG1V2	1.2 V regulator output	
25	VDD-3V3	3.3 V VDD output / decoupling	
26	SDA	I ² C bus data	
27	SCL	I ² C bus clock	
28	VDD-1V2	1.2 V DSP supply	
29	RDSINT	RDS interrupt	
30	RSTN	Reset pin (active low)	
31	VDD-1V2	1.2 V DSP supply	
32	GND-1V2	Digital GND for 1.2 V VDD	
33	VCC-DAC	5 V supply of audio DAC	
34	OSCOUT	Xtal osc output	
35	OSCIN	Xtal osc input	
36	GND-DAC	Audio DAC GND	
37	DACOUTL	Audio output left	
38	DACOUTR	Audio output right	
39	GND-IFADC	IF ADC GND	
40	VCC-IFADC	5 V supply of IF ADC	
41	VCC-PLL	5 V supply of PLL	
42	GND-PLL	PLL GND	
43	VCC-VCO	5 V supply of VCO	
44	GND-VCO	VCO GND	

2 Function description

2.1 FM - mixer

The FM image-rejection mixer is optimized for best performance with a passive wide-band prestage.

The input frequency is downconverted to low IF with high image rejection.

2.2 FM - AGC

The programmable RFAGC senses the mixer input whereas the IFAGC senses the IFADC input to avoid overload.

The PIN diode driver is able to drive external PIN diodes with a current value as high as 15mA.

The time constant of the FM-AGC is defined by an external capacitor.

2.3 AM - LNA

The AM-LNA is integrated with low noise and high IIP2 and IIP3. The gain of the LNA is controlled by the AGC. The maximum gain is set with an external resistor, typically 28 dB with 1.5 k Ω .

2.4 AM - AGC

The programmable AM-RF-AGC senses the mixer inputs and controls the internal PIN diode and LNA gain.

First the LNA gain is reduced by about 10dB, then the PIN diodes are activated to attenuate the signal.

The time constant of the AM-AGC is defined with an external capacitor and programmable internal currents.

2.5 AM - mixer

The AM mixer converts RF to low IF with high image rejection.

2.6 IF A/D converters

A high performance IQ-IFADC converts the IF-signal to digital IF for subsequent digital signal processing.

Function description TDA7703R

2.7 Audio D/A converters

A stereo DAC provides the left / right audio signals after IF-processing and stereodecoding by the DSP.

2.8 VCO

The VCO is fully integrated without any external tuning component. It covers all FM frequency bands including EU, US, Japan, EastEU and AM-bands including LW and MW.

2.9 PLL

The high speed tuning PLL is able to settle within about 300 µs for fast RDS applications.

The frequency step can be as low as 5 kHz in FM and 500 Hz in AM.

2.10 Crystal oscillator

The device works with a 37.05 MHz fundamental tone crystal, and can be used also with a 3^{rd} overtone 37.05 MHz crystal.

2.11 DSP

The DSP and its hardware accelerators perform all the digital signal processing. The main program is fixed in ROM. Control parameters are copied in RAM and are accessible and modifiable there, thus allowing parametric performance optimization.

It performs:

- digital down-conversion of IF
- bandwidth selection with variable controlled bandwidth
- FM noiseblanking
- FM/AM demodulation with softmute, high-cut, weak signal processing and quality detection
- FM stereo decoding with stereo blend
- RDS demodulation including error correction and block synchronization with generation of an RDS interrupt for the main µP
- Autonomous control of RDS-AF tests

2.12 IO interface pins

The TDA7703R has the following IO pins:

SDA pin 26 serial communication with μP SCL pin 27 serial communication with μP RDSINT pin 29 RDS interrupt line towards μP RSTN pin 30 reset pin driven by μP

All the inputs are voltage-tolerant up to $3.5\ V$. The outputs can drive currents up to $0.5\ mA$ from the internal $3.3\ V$ supply line.

2.13 Serial interface

The device is controlled with a standard I²C bus interface.

Through the serial bus the processing parameters can be modifed and the signal quality parameters and the RDS information can be read out.

The operation of the device is handled through high level commands sent by the main carradio μP through the serial interface, which allow to simplify the operations carried out in the main μP . The high level commands include among others:

- set frequency (which allows to avoid computing the PLL divider factors);
- start seek (the seek operation can be carried out by the TDA7703R in a completely autonomous fashion);
- RDS seek/search (jumps to AF and quality measurements are automatically sequenced).

The serial bus communication configuration is set by forcing pin 29 (RDSINT) to ground when the RSTN line transitions from low to high (when RSTN is low, the IC is in reset mode).

The voltage level forced to pin 29 must be released to start the system operation a suitable time after the RSTN line has gone high. The I^2C address is 0xC2 (write) / 0xC3 (read).


The status of pin 29 during the reset phase can be set to low by not forcing any voltage on it from outside, as a 50 k Ω internal pull-down resistors is present.

To make sure the boot mode is correctly latched up at start-up, it is advisable to keep the RSTN line low until the IC supply pins have reached their steady state, and then for an additional time T_{reset} (see Section 3.4.6).

I²C requires two signals: clock (SCL) and data (SDA - bidirectional). The protocol requires an acknowledge after any 8-bit transmission.

A "write" communication example is shown in the figure below, for an unspecified number of data bytes (see the relevant technical documentation for frame structure description):

Figure 3. I²C "write" sequence




The sequence consists of the following phases:

- START: SDA line transitioning from H to L with SCL fixed H. This signifies a new transmission is starting;
- data latching: on the rising SCL edge. The SDA line can transition only when SCL is low (otherwise its transitions are interpreted as either a START or a STOP transition);
- ACKnowledge: on the 9th SCL pulse the μP keeps the SDA line H, and the TDA7703R pulls it down if communication has been successful. Lack of the acknowledge pulse generation from the TDA7703R means that the communication has failed;
- a chip address byte must be sent at the beginning of the transmission. The value is C2 for "write":
- as many data bytes as needed can follow the address before the communication is terminated. See the next section for details on the frame format;
- STOP: SDA line transitioning from L to H with SCL H. This signifies the end of the transmission.

Red lines represent transmissions from the TDA7703R to the μ P.

A "read" communication example is shown in the figure below, for an unspecified number of data bytes (see later on for frame structure decription):

Figure 4. I²C "read" sequence



The sequence is very similar to the "write" one and has the same constraints for start, stop, data latching. The differences follow:

- a chip address must always be sent by the μP to the TDA7703R; the address must be C3:
- a header is transmitted after the chip address (the same happens for "write") before data are transferred from the TDA7703R to the μP. See the relevant technical documentation for details on the frame format;
- when data are transmitted from the TDA7703R to the μP, the μP keeps the SDA line H;
- the ACKnowledge pulse is generated by the μP for those data bytes that are sent by the TDA7703R to the μP . Failure of the μP to generate an ACK pulse on the 9^{th} CLK pulse has the same effect on the TDA7703R as a STOP.

The max. clock speed is 500 kbit/s.

3 Electrical specifications

3.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Test condition	Min	Тур	Max	Units
V _{CC}	Supply voltage				5.5	V
T _{stg}	Storage temperature		-55		150	°C

3.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Test condition	Value	Units
R _{Th j-amb}	Thermal resistance junction to ambient	LQFP44 10x10, double-layer JEDEC PCB	55	°C/W

3.3 General key parameters

Table 5. General key parameters

Symbol	Parameter	Test condition	Min	Тур	Max	Units
V _{CC}	5 V supply voltage		4.7	5	5.25	V
I _{CC}	Supply current @ 5 V			220	295	mA
T _{amb}	Ambient temperature range		-30		75	°C
V _{VCCREG12}	VCCREG12 supply voltage	see note ⁽¹⁾	2			V
V _{1V2}	Digital core 1.2V supply voltage	when supplied externally see note (2)	1.08	1.2	1.32	V
		V _{1V2} = 1.08 V see note ⁽²⁾			120	mA
I _{1V2}	Digital core 1.2 V supply current	V _{1V2} = 1.2 V see note ⁽²⁾		80	135	mA
		V _{1V2} = 1.32 V see note ⁽²⁾			150	mA

^{1.} In the typical application supplied from 5V with a series resistor.

^{2.} When the 1.2 V supply is applied externally, and not using the internal 1.2 V regulator.

3.4 Electrical characteristics

 V_{CC} = 5 V; T_{amb} = 27 °C; unless otherwise specified.

3.4.1 FM - section

Table 6. FM - section

Symbol	Parameter	Test condition	Min	Тур	Max	Units
FM IMR mixe	er		•	•	•	
R _{in}	Input resistance		90	130	170	kΩ
IIP3	3 rd order intercept point	up to V _{in/tone} = 85 dBμV		121		dΒμV
FM AGC						
	RFAGC threshold, referred to	min setting		85		
	mixer input; RF level	max setting		91		dΒμV
RFAGC-Thr	Threshold steps			2		dB
	Threshold error		-1.5		1.5	dB
	Threshold temperature drift			0.016		dB/K
	IFAGC threshold, referred to	min setting		77		
IFAGC-Thr	mixer input; at tuned frequency RF level	max setting		81		dΒμV
117100 1111	Threshold steps			2		dB
	Threshold error		-1.5		1.5	dB
	Threshold temperature drift			0.016		dB/K
	Pin diode source current	see note ⁽¹⁾	12			mA
	Pin diode sink current		3		20	μΑ
	Pin diode source current in constant current mode	see note ⁽¹⁾	0.4			mA

The current is generated by a PTAT (Proportional To Absolute Temperature) source, and has therefore a temperature dependency described by: ΔI/Io = ΔT/To, with Io being the current at ambient temperature (25 °C) and To the ambient temperature (25°C) expressed in Kelvin, that is 298 K.

3.4.2 **AM** - section

Table 7. AM - section

Symbol	Parameter	Test condition	Min	Тур	Max	Units
AM IMR Mix	er					
R _{in}	Input resistance		20	30	45	kΩ
IIP3	3 rd order intercept point	up to V _{in/tone} = 90 dBμV		129		dΒμV
IIP2	2 nd order intercept point	up to V _{in/tone} = 90 dBμV		158		dΒμV
I O bounn	LO harmania auppression	N=2,3,4,5,6		100		dB
LO hsupp	LO harmonic suppression	N=7,9		85		uБ
AM LNA	•		•		•	
Gain	Voltage gain	Max Gain, $R_{ext} = 1.5 \text{ k}\Omega$	24	28	31	dB
Gain	Voltage gain	Min Gain (AGC controlled)		12		uБ
R _{in}	Input resistance			1000		kΩ
C _{in}	Input capacitance			20		pF
IIP3	3 rd order intercept point	@ maximum LNA gain		125		dΒμV
IIP2	2 nd order intercept point	@ maximum LNA gain		143		dΒμV
AM PIN dio	de					
IIP2	2 nd order intercept point	Full attenuation, C _{source} = 80 pF, f=1 MHz		140		dΒμV
R _{min}	Minimum resistance			50	80	Ω
C _{in}	Input capacitance	High ohmic		12		pF
AM AGC						
AGC-Thr	Referred to mixer input	min setting		87		dD.J.V
AGC-TH	RF level	max setting		93		dΒμV
	Threshold steps			1		
Thr-steps	Threshold error		-2.5		2.5	dB
	Threshold temperature drift		-3		3	

3.4.3 VCO

Table 8. VCO

Symbol	Parameter	Test condition	Min	Тур	Max	Units
F _{VCO}	Frequency range VCO		1100		1550	MHz
PN	Phase noise of LO	Locked VCO; values referred @ 100MHz @ 100 Hz @ 1 kHz @ 10 kHz		-100 -115 -115		dBc/Hz
dev	Deviation error (rms)	FM reception, deemphasis 50μs, f _{audio} =20Hz20kHz		5		Hz

3.4.4 Phase locked loop

Table 9. Phase locked loop

Symbol	Parameter	Test condition	Min	Тур	Max	Units
T _{settle}	Settling time FM	Δf < 10 kHz		300		μs
FM step	FM frequency step			5		kHz
AM step	AM frequency step			500		Hz

3.4.5 Audio DAC

Table 10. Audio DAC

Symbol	Parameter	Test condition	Min	Тур	Max	Units
V _{out}	Output voltage	AM 90% modulation; FM 75 kHz deviation. 400 Hz audio frequency		300		mVrms
BW	Bandwidth	1 dB attenuation		15		KHz
R _{out}	Output resistance		600	750	900	Ω

3.4.6 IO interface pins

Table 11. IO interface pins


Symbol	Parameter	Test condition	Min	Тур	Max	Units
	High level output voltage	I _{out} = 500μA	2.9	3.2		V
	Low level output voltage	I _{out} = -1mA		0.1	0.3	V
	Input voltage range		0		3.5	V
	High level input voltage		2.0			V
	Low level input voltage				0.8	V
T _{reset}	Reset time	Minimum time during which pin RSTN must be low so as to reset the device	10			μs
T _{latch}	Boot mode configuration latch time	Minimum time during which the voltage applied at pin 29 must be kept in order to latch the correct boot mode (serial bus configuration)	10			μѕ


3.4.7 I²C interface

The parameters of the following table are defined as in *Figure 5*.

Table 12. I²C interface

Symbol	Parameter	Test condition	Min	Тур	Max	Units
f _{SCL}	SCL Clock frequency				500	kHz
t _{AA}	SCL low to SDA data valid		0.3			μs
t _{buf}	time the bus must be kept free before a new transmisison		1.3			μs
t _{HD-STA}	START condition hold time		0.6			μs
t _{LOW}	Clock low period		1.3			μs
t _{HIGH}	Clock high period		0.6			μs
t _{SU-SDA}	START condition setup time		0.1			μs
t _{HD-DAT}	Data input hold time		0		0.9	μs
t _{SU-DAT}	Data input setup time		0.1			μs
t _R	SDA & SCL rise time				0.3	μs
t _F	SDA & SCL fall time				0.3	μs
t _{SU-STOP}	Stop condition setup time		0.6			μs
t _{DH}	Data out time				0.3	μs






3.5 Overall system performance

All measurements obtained with application of *Figure 9* unless otherwise specified.

3.5.1 FM overall system performance

Antenna level equivalence: 0 dBµV = 1 μ V $_{rms}$ (Antenna terminal voltage with 50 Ω source).

Figure 6. FM input set-up



Input level referred to signal generator loaded with 50 Ω (V_{rf}, node 'A'); no antenna dummy; AM input not connected. F_{rf} = 98.1 MHz, V_{rf} = 60 dB μ V, mono modulation, f_{dev} = 40 kHz, f_{audio} = 1 kHz. De-emphasis = 50 μ s. Unless otherwise specified

Table 13. FM overall system performance

Parameter	Test condition	Min	Тур	Max	Units
Tuning range FM Eu		87.5		108	MHz
Tuning step FM Eu			100		kHz
Tuning range FM US		87.5		107.9	MHz
Tuning step FM US	(son he modified by the year)		200		kHz
Tuning range FM Jp	(can be modified by the user)	76		90	MHz
Tuning step FM Jp			100		kHz
Tuning range FM EEu		65		74	MHz
Tuning step FM EEu			100		kHz
Sensitivity	S/N =26dB		-3	0	dΒμV
	@ 60 dBμV, mono	72	75		dB
Ultimate S/N	@ 60 dBμV, Deviation = 75 kHz, mono	77	80		dB
	@ 60 dBμV, stereo	70	73		dB
Distortion	Deviation= 75 kHz		0.15		%
Max deviation	THD=3%	120			kHz
Adjacent channel selectivity (V_u/V_d)	ΔF=100 kHz, SINAD=30 dB desired 40 dBμV, dev=40kHz, 400Hz undesired. dev=40kHz, 1KHz		13		dB
Alternate channel selectivity (V_u/V_d)	Δ F=200 kHz, SINAD=30 dB desired 40 dB μ V, dev=40 kHz, 400 Hz undesired. dev=40kHz, 1kHz		62		dB

Table 13. FM overall system performance (continued)


Parameter	Test condition	Min	Тур	Max	Units
Max. strong signal interferer (V _u /V _d)	Desired = 40 dB μ V SINAD = 30dB Undesired Δ F = 5MHz dev = 40kHz, 1kHz		75		dB
3 signal performance (V _{u1} & V _{u2} /V _d) ⁽¹⁾	Desired = 40 dBµV, dev=40kHz, 400Hz, SINAD=30dB Undesired1 =±400kHz, dev=40kHz, 1 kHz Undesired2=±800kHz, no mod		62		dB
(Vu1 & Vu2/Vd)	Desired = 40 dBµV, dev=40kHz, 400Hz, SINAD=30dB Undesired1 =±1MHz, dev=40kHz, 1 kHz Undesired2=±2MHz, no mod		65		dB
AM suppression	m=30%		70		dB
Image rejection			80		dB
Logarithmic field strength indicator	@40 dBμV read "FM_Smeter_log"	-0.33 (equiv. to 37 dBµV)	-0.3	-0.27 (equiv. to 43 dBµV)	-

^{1.} Signal levels referred to combiner output.

3.5.2 AM MW overall system performance

Antenna level equivalence: 0 dB μ V = 1 μ V_{rms}.

Figure 7. AM MW input set up



Level referred to SG output before antenna dummy (V $_{rf}$, node 'A'); capacitive dummy 15pF+68pF, FM input not connected. F $_{rf}$ = 999 kHz (1000 kHz for US), V $_{rf}$ =74 dB μ V, mod = 30%, f $_{audio}$ =400 Hz, unless otherwise specified.


Table 14. AM MW overall system performance

Parameter	Test condition	Min	Тур	Max	Units
Tuning range MW Eu/Jp	(can be modified by the user)	531		1629	kHz
Tuning step MW Eu/Jp	(can be modified by the user)		9		kHz
Tuning range MW US	(can be modified by the user)	530		1710	kHz
Tuning step MW US	(can be modified by the user)		10		kHz
Sensitivity	S/N = 20 dB		29	32	dΒμV
Ultimate S/N	@ 80 dBμV	63	66		dB
AGC F.O.M.	Ref.=74 dBμV -10dB drop point	50	62	65	dB
Distortion	m = 80 %		0.1		%
Adjacent channel selectivity	Δ F=9 kHz, V_{audio} = -10 dBr (relative to Δ F = 0 kHz), m=30%, 1 kHz		97		dB
Alternate channel selectivity	Δ F=18 kHz, V_{audio} = -10 dBr (relative to Δ F = 0 kHz), m=30%, 1kHz		97		dB
Image rejection			80		dB
Logarithmic field strength indicator	@60 dBμV read "AM_Smeter_log"	0.50 (equiv. to 57 dBµV)	0.47	0.43 (equiv. to 63 dBµV)	-

3.5.3 AM LW overall system performance

Antenna level equivalence: $0dB\mu V = 1\mu V_{rms}$

Figure 8. AM LW input set-up



Level referred to SG output before antenna dummy (V_{rf} , node 'A'); capacitive dummy 15pF+68pF; FM input not connected. F_{rf} = 216 kHz, V_{rf} =74 dB μ V, mod = 30 %, f_{audio} = 400 Hz, unless otherwise specified.

Table 15. AM LW overall system performance

Parameter	Test condition	Min	Тур	Max	Units
Tuning range LW	(can be modified by the user)	144		288	kHz
Tuning step LW	(can be modified by the user)		1		kHz
Sensitivity	S/N =20dB		31	34	dΒμV
Ultimate S/N	@ 80 dBµV	63	66		dB
AGC F.O.M.	Ref.=74 dBµV -10dB drop point	50	62	65	dB
Distortion	m = 80 %		0.1		%
Image rejection			80		dB

Front-end processing TDA7703R

4 Front-end processing

All the parameters in this section refer to the programmability of the FE part of the device (registers). The part of the registers that are not described here have either fixed values or values written by the tuner drivers, and are described in the proper technical documentation.

Table 16. Register 0x00

	Register number																							
MS	SB																					LS	ВB	Register definition
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
																								AM AGC mode
										0														LNA and PIN diode
										1														PIN diode only
																								AM AGC time constant
								0	0															slow (125 ms with 1 μF)
								0	1															medium (25 ms with 1 μF)
								1	1															fast (5 ms with 1 μF)
																								AM AGC threshold @ mixin
					0	0	0																	90 dBμV
					0	0	1																	91 dBμV
					0	1	0																	92 dBμV
					0	1	1																	93 dBμV
					1	0	0																	90 dBμV
					1	0	1																	89 dBμV
					1	1	0																	88 dBμV
					1	1	1																	87 dBμV
																								AM AGC attack time constant
			0																					normal
			1																					fast

Table 17. Register 0x01

	Register number																				
M	ISB LSB															SB	Register definition				
23	22	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																			
																					FM mixer gain
								0													high
								1													low
																					FM AGC time constant
		0																			normal
		1																			fast
																					FM AGC output mode
0	0																				normal
0	1																				constant 15 mA
1	0																				constant 1 mA

Table 18. Register 0x02

									R	egi	ster	nu	mb	er										
M	ISB LSB								Register definition															
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
																								FM RF AGC threshold @ mixin
																						0	0	87 dBμV
																						0	1	89 dBμV
																						1	0	91 dBμV
																						1	1	93 dBμV
																								FM iF AGC threshold @ IFADC in
																				0	0			120 dBµV
																				0	1			122 dBμV
																				1	0			124 dBμV

5 Weak signal processing

All the parameters in this section refer to the programmability of the DSP part of the device. The typical values are those set by default parameters (start-up without parametric change from main μP); the max and the min values refer to the programmability range. The values are referred to the typical application. Wherever the possible values are a discrete set, all the possible programmable values are displayed.

5.1 FM IF-processing

5.1.1 Dynamic channel selection filter (DISS)

Table 19. Dynamic channel selection filter (DISS) (discrete set)

Symbol	Parameter	Test condition	Min	Тур	Max	Units
	IF filter #2		-	±80	-	kHz
DISS BW	IF filter #1	response: - 3dB	-	±60	-	kHz
	IF filter #0		-	±40	-	kHz

5.1.2 Soft mute

Table 20. Soft mute (continuous set)

Symbol	Parameter	Test condition	Min	Тур	Max	Units
SMsp	Start point vs. field strength	audio atten = 1 dB read "FM_softmute" no adjacent channel present	0	6	20	dΒμV
SMep	End point vs. field strength	audio atten = SMd + 1 dB read "FM_softmute" no adjacent channel present	-6	-6	10	dΒμV
SMd	Depth		-30	-15	0	dB
SMtauatt	Field strength LPF cut-off frequency for soft mute activation		0.1	100	4000	Hz
SMtaurel	Field strength LPF cut-off frequency for soft mute release		0.1	1	4000	Hz

5.1.3 Adjacent channel mute

Table 21. Adjacent channel mute (continuous set)

Symbol	Parameter	Test condition	Min	Тур	Max	Units
ACMd	Depth		SMd	0	0	dB

5.1.4 Stereo blend

Table 22. Stereo blend (continuous set)

Symbol	Parameter	Test condition	Min	Тур	Max	Units
MaxSep	Maximum stereo separation	field strength = 80 dB μ V, pilot deviation = 6.75 kHz	0	40	50	dB
SBFSsp	Start point vs. field strength	separation = MaxSep - 1 dB no multipath present	20	50	60	dΒμV
SBFSep	End point vs. field strength	separation = 1 dB no multipath present	20	30	60	dΒμV
SBFStM2S	Field strength-related transition time from mono to stereo	V _{rf} step-like variation from 20 dBμV to 80 dBμV	0.001	3	20	S
SBFStS2M	Field strength-related transition time from stereo to mono	V _{rf} step-like variation from 80 dBμV to 20 dBμV	0.001	0.5	20	s
SBMPsp	Start point vs. multipath	separation = MaxSep - 1 dB equivalent 19 kHz AM modulation depth; field strength = 80 dBµV	5	10	80	%
SBMPep	End point vs. multipath	separation = 1 dB equivalent 19 kHz AM modulation depth; field strength = 80 dBµV	5	30	80	%
SBMPtM2S	Multipath -related transition time from mono to stereo	V _{rf} step-like variation from 20 dBµV to 80 dBµV	0.001	1	20	s
SBMPtS2M	Multipath -related transition time from stereo to mono	V _{rf} step-like variation from 80 dBµV to 20 dBµV	0.001	0.001	20	s
Pil ThrM2S	Pilot detector stereo threshold	Threshold on pilot tone deviation for mono-stereo transition	0.8	2.74	7	kHz
Pil ThrHyst	Pilot detector threshold hysteresis	Difference in pil. det. deviation threshold for stereo to mono transition compared to PilThrM2S	-	0.01	-	kHz

5.1.5 High cut control

Table 23. High cut control (continuous set)

Symbol	Parameter	Test condition	Min	Тур	Max	Units
HCFSsp	Start point vs. field strength	minimum RF level for widest HC filter (filter # 7) no multipath present	0	50	50	dΒμV
HCFSep	End point vs. field strength	maximum RF level for narrowest HC filter (filter # 0) no multipath present	0	30	40	dΒμV
HCFStW2N	Field strength-related transition time from wide to narrow band	V _{rf} step-like variation from 60 dBμV to 10 dBμV		(1)		-
HCFStN2W	Field strength-related transition time from narrow to wide band	V _{rf} step-like variation from 0 dBμV to 60 dBμV	(1)	14	100	Ø
HCMPsp	Start point vs. multipath	minimum RF level for widest HC filter (filter # 7) equivalent 19 kHz AM modulation depth; field strength = 80 dBµV	5	10	150 ⁽²⁾	%
НСМРер	End point vs. multipath	maximum RF level for narrowest HC filter (filter # 0) equivalent 19 kHz AM modulation depth; field strength = 80 dBµV	5	30	150 ⁽²⁾	%
HCMPtN2W	Multipath -related transition time from narrow to wide band	V _{rf} step-like variation from 20 dBμV to 80 dBμV	0.001	0.001	20	s
HCMPtW2N	Multipath -related transition time from wide to narrow	V _{rf} step-like variation from 80 dBµV to 20 dBµV	0.001	0.001	20	s
HCmaxBW	Maximum cut-off frequency of high cut filter bank	Filter #7, -3 dB response frequency, input signal with pre-emphasis	HCmin BW	14	18	kHz
HCminBW	Minimum cut-off frequency of high cut filter bank	Filter #0, -3 dB response frequency, input signal with pre-emphasis	0.1	3	HCma xBW	kHz
HCnumFilt	Number of discrete HC filters	-	-	8 (3)	-	-

^{1.} Depends only on field strength filter time constant.

 $^{2. \}quad \text{Means that 100\% equivalent 19 kHz AM modulation depth will not achieve full band narrowing.}$

^{3.} Intermediate filters (#6 - #1) cut-off frequencies exponentially spaced between HCmaxBW and HCminBW.

Table 24. De-emphasis filter

(continuous set)

Symbol	Parameter	Test condition	Min	Тур	Max	Units
DEtc	De-emphasis time constant 1		-	50	-	μs
DLIC	De-emphasis time constant 2		-	75	-	μδ

5.1.6 Stereo decoder

Table 25. Stereo decoder

Symbol	Parameter	Test condition	Min	Тур	Max	Units
PilSup	Pilot signal suppression	Pilot 9%, 19 kHz, ref=40 kHz	-	60	-	dB
		f = 38 kHz	-	70	-	dB
SubcSup	Subcarrier suppression	f = 57 kHz	-	70	-	dB
		f = 76 kHz	-	80	-	dB

5.2 AM IF-processing

5.2.1 Channel selection filter

Table 26. Channel selection filter

Symbol	Parameter	Test condition	Min	Тур	Max	Units
CSF BW	Channel selection filter BW	response: - 3dB	-	±3.7	-	kHz

5.2.2 Soft mute

Table 27. Soft mute

(continuous set)

Symbol	Parameter	Test condition	Min	Тур	Max	Units
SMsp	Start point vs. field strength	audio atten = 1 dB read "FM_softmute" no adjacent channel present	0	25	40	dΒμV
SMep	End point vs. field strength	audio atten = SMd + 1 dB read "FM_softmute" no adjacent channel present	0	0	30	dΒμV
SMd	Depth		-40	-24	0	dB
SMtauatt	Transition time for field strength-dependent soft mute activation		0.001	0.1	10	S
SMtaurel	Transition time for field strength-dependent soft mute release		0.001	3	10	s

5.2.3 High cut control

Table 28. High cut control (continuous set)

Symbol	Parameter	Test condition	Min	Тур	Max	Units
HCFSsp	Start point vs. field strength	minimum RF level for widest HC filter (filter # 7) no multipath present	0	40	50	dΒμV
HCFSep	End point vs. field strength	maximum RF level for narrowest HC filter (filter # 0) no multipath present	0	30	50	dΒμV
HCFStW2N	Field strength-related transition time from wide to narrow band	V _{rf} step-like variation from 60 dBμV to 10 dBμV	0.001	0.2	20	s
HCFStN2W	Field strength-related transition time from narrow to wide band	V _{rf} step-like variation from 0 dBμV to 60 dBμV	0.001	10	20	S
HCnumFilt	Number of discrete HC filters		-	8	-	-

6 **Application schematic**

Figure 9. Typical application schematic C22 100nF DACOUT_R RDSINT SCL SDA_MOSI \bigcirc \bigcirc 8 F 230nF C43 100nF PID-DIG BEFDEC SNIAN TUOAN C45 10nF 7 \$ 1 10nF NOTES: ANT


Package information TDA7703R

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: <u>www.st.com</u>.

 $\mathsf{ECOPACK}^{\mathbb{R}}$ is an ST trademark.

Figure 10. LQFP44 (10x10x1.4mm) mechanical data and package dimensions



TDA7703R Revision history

8 Revision history

Table 29. Document revision history

Date	Revision	Changes
06-May-2009	1	Initial release.
08-Jun-2009	1.1	Updated Table 4: Thermal data on page 13.
29-Jan-2010 1.2		Minor text changes in Section 2.13: Serial interface. Modified min. value of "tHD-DAT" parameter in Table 12: I ² C interface on page 17

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

32/32 **Rev 1.2**

