# Supertex inc.

## N- and P-Channel Enhancement-Mode Dual MOSFET

#### **Features**

- Back to back gate-source Zener diodes
- ► Guaranteed R<sub>DS(ON)</sub> at 4.0V gate drive
- Low threshold
- Low on-resistance
- Independent N- and P-channels
- Electrically isolated N- and P-channels
- Low input capacitance
- Fast switching speeds
- Free from secondary breakdowns
- Low input and output leakage

## Applications

- High voltage pulsers
- Amplifiers
- Buffers
- Piezoelectric transducer drivers
- General purpose line drivers
- Logic level interfaces

## **Ordering Information**

## **General Description**

The Supertex TC6215 consists of high voltage, low threshold N-channel and P-channel MOSFETs in an 8-Lead SOIC (TG) package. Both MOSFETs have integrated back to back gate-source Zener diode clamps and guaranteed  $R_{DS(ON)}$  ratings down to 4.0V gate drive allowing them to be driven directly with standard 5.0V CMOS logic.

These low threshold enhancement-mode (normally-off) transistors utilize an advanced vertical DMOS structure and Supertex's well-proven silicongate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Device	Package Option	BV	/BV <sub>DGS</sub>	R <sub>DS(ON</sub>	) (Max)		en Initia.
	8-Lead SOIC 4.90x3.90mm body 1.75mm height (max) 1.27mm pitch	N-Channel (V)			P-Channel (Ω)	$\mathbb{R}$	Supertex Ratis Compliant
TC6215	TC6215TG-G	150	-150	4.0	7.0		(Pb)-

-G indicates package is RoHS compliant ('Green')

## **Absolute Maximum Ratings**

Parameter	Value				
Drain-to-source voltage	BV <sub>DSS</sub>				
Drain-to-gate voltage	$BV_{DGS}$				
Gate-to-source voltage	±20V				
Operating and storage temperature	-55°C to + 150°C				
Soldering temperature*	300°C				

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

\* Distance of 1.6mm from case for 10 seconds.

## **Pin Configuration**



#### **Product Marking**

C6215 LLLL	YY = Year Sealed WW = Week Sealed L = Lot Number = "Green" Packaging
---------------	---

Package may or may not include the following marks: Si or () 8-Lead SOIC (TG)

	Parameter	Min			Units	Conditions			
Sym			Тур	Max					
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	150	-	-	V	$V_{GS} = 0V, I_{D} = 1.0mA$			
$V_{GS(th)}$	Gate threshold voltage	1.0	-	2.0	V	$V_{GS} = V_{DS}, I_{D} = 1.0 \text{mA}$			
$\Delta V_{\text{GS(th)}}$	Change in $V_{_{GS(th)}}$ with temperature	-	-	-4.5	mV/ºC	$V_{gs} = V_{ds}, I_{ds} = 1.0 \text{mA}$			
$VZ_{GS}$	Gate-source back to back Zener voltage	±14	-	±25	V	I <sub>GS</sub> = ±1.0mA			
		-	-	5.0	μA	$V_{GS} = 0V, V_{DS} = Max Rating$			
I <sub>DSS</sub>	Zero gate voltage drain current	-	-	1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$ , $T_A = 125^{\circ}C$			
		-	2.0	-	•	V <sub>GS</sub> = 4.5V, V <sub>DS</sub> = 25V			
D(ON)	On-state drain current	-	3.8	-	A	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 25V			
R <sub>ds(on)</sub>		-	-	4.0	Ω	V <sub>GS</sub> = 4.0V, I <sub>D</sub> = 0.5A			
	Static drain-to-source on-state resistance	-	-	5.0		$V_{GS} = 5.0V, I_{D} = 2.0A$			
		-	-	4.0		V <sub>GS</sub> = 10V, I <sub>D</sub> = 2.0A			
$\Delta R_{\rm DS(ON)}$	Change in $R_{_{DS(ON)}}$ with temperature	-	-	1.0	%/°C	$V_{GS} = 5.0V, I_{D} = 2.0A$			
$G_{FS}$	Forward transconductance	560	-	-	mmho	V <sub>DS</sub> = 10V, I <sub>D</sub> = 0.5A			
C <sub>ISS</sub>	Input capacitance	-	120	-		V <sub>GS</sub> = 0V,			
C <sub>oss</sub>	Common source output capacitance	-	33	-	pF	V <sub>DS</sub> = 25V,			
C <sub>RSS</sub>	Reverse transfer capacitance	-	11	-		f = 1.0MHz			
t <sub>d(ON)</sub>	Turn-on delay time	-	2.5	-					
t <sub>r</sub>	Rise time	-	2.3	-	ns	$V_{DD} = 25V,$			
t <sub>d(OFF)</sub>	Turn-off delay time	-	17.2	-		I <sub>D</sub> = 1.0A, R <sub>GEN</sub> = 25Ω			
t <sub>r</sub>	Fall time		11.3	-					
$V_{\rm SD}$	Diode forward voltage drop	-	-	1.4	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 0.5A			
t <sub>rr</sub>	Reverse recovery time	-	90	-	ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 0.5A			

#### N-Channel Electrical Characteristics (T<sub>a</sub> = 25°C unless otherwise specified)

Notes:

All DC parameters 100% tested at 25°C unless otherwise stated. (Pulsed test: 300µs pulse at 2% duty cycle.) All AC parameters sample tested. 1.

2.

## **N-Channel Switching Waveforms and Test Circuit**



Sym	Parameter	Min	Тур	Мах	Units	Conditions				
$BV_{DSS}$	Drain-to-source breakdown voltage	-150	-	-	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = -1.0mA				
$V_{GS(th)}$	Gate threshold voltage	-1.0	-	-2.0	V	$V_{gs} = V_{Ds}, I_{D} = -1.0 \text{mA}$				
$\Delta V_{\text{GS(th)}}$	Change in $V_{\mbox{\scriptsize GS(th)}}$ with temperature	-	-	4.5	mV/ºC	$V_{GS} = V_{DS}, I_{D} = -1.0 \text{mA}$				
$VZ_{GS}$	Gate-source back to back Zener voltage	±14	-	±25	V	$I_{GS} = \pm 1.0 \text{mA}$				
		-	-	-5.0	μA	$V_{GS}$ = 0V, $V_{DS}$ = Max Rating				
I <sub>DSS</sub>	Zero gate voltage drain current	-	-	-1.0	mA	$V_{_{ m DS}}$ = 0.8 Max Rating, $V_{_{ m GS}}$ = 0V, $T_{_{ m A}}$ = 125°C				
I <sub>D(ON)</sub>	On state drain surrant	-	-1.5	-	^	V <sub>GS</sub> = -4.5V, V <sub>DS</sub> = -25V				
	On-state drain current	-	-3.0	-	A	V <sub>GS</sub> = -10V, V <sub>DS</sub> = -25V				
R <sub>ds(on)</sub>		-	-	7.5	Ω	V <sub>GS</sub> = -4.0V, I <sub>D</sub> = -0.25A				
	Static drain-to-source on-state resistance	-	-	9.0		V <sub>GS</sub> = -5.0V, I <sub>D</sub> = -1.0A				
		-	-	7.0		V <sub>GS</sub> = -10V, I <sub>D</sub> = -2.0A				
$\Delta R_{DS(ON)}$	Change in $R_{\scriptscriptstyle DS(ON)}$ with temperature	-	-	1.0	%/°C	$V_{GS}$ = -5.0V, $I_{D}$ = -0.25A				
$G_{FS}$	Forward transconductance	290	-	-	mmho	V <sub>DS</sub> = -10V, I <sub>D</sub> = -0.25A				
C <sub>ISS</sub>	Input capacitance	-	127	-		V <sub>GS</sub> = 0V,				
C <sub>oss</sub>	Common source output capacitance	-	29	-	pF	$V_{\rm DS} = -25V,$				
$C_{RSS}$	Reverse transfer capacitance	-	9.0	-		f = 1.0MHz				
t <sub>d(ON)</sub>	Turn-on delay time	-	2.4	-						
t <sub>r</sub>	Rise time	-	2.3	-	ns	$V_{DD} = -25V,$				
$\boldsymbol{t}_{\rm d(OFF)}$	Turn-off delay time	-	16.2	-		$I_{D} = -1.0A,$ $R_{GEN} = 25\Omega$				
t <sub>r</sub>	Fall time		11.1	-						
$V_{\rm SD}$	Diode forward voltage drop	-	-	-1.4	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -0.25A				
t <sub>rr</sub>	Reverse recovery time	-	80	-	ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -0.25A				

## P-Channel Electrical Characteristics (T, = 25°C unless otherwise specified)

Notes:

All DC parameters 100% tested at 25°C unless otherwise stated. (Pulsed test: 300µs pulse at 2% duty cycle.)
 All AC parameters sample tested.

## **P-Channel Switching Waveforms and Test Circuit**



#### **Block Diagram**



## **Typical Performance Curves**











Supertex inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: 408-222-8888 • www.supertex.com

## 8-Lead SOIC (Narrow Body) Package Outline (TG) 4.90x3.90mm body, 1.75mm height (max), 1.27mm pitch



Note:

1. This chamfer feature is optional. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbol		Α	A1	A2	b	D	E	E1	е	h	L	L1	L2	θ	θ1
Dimension (mm)	MIN	1.35*	0.10	1.25	0.31	4.80*	5.80*	3.80*	1.27 BSC	0.25	0.40	1.04 REF	0.25 BSC	<b>0</b> 0	5 <sup>0</sup>
	NOM	-	-	-	-	4.90	6.00	3.90		-	-			-	-
	MAX	1.75	0.25	1.65*	0.51	5.00*	6.20*	4.00*		0.50	1.27			<b>8</b> 0	15 <sup>0</sup>

JEDEC Registration MS-012, Variation AA, Issue E, Sept. 2005.

\* This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.

Drawings are not to scale.

Supertex Doc. #: DSPD-8SOLGTG, Version H101708.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2008 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.