

TC554161FTL/TRL-70L/85L/10L

SILICON GATE CMOS

PRELIMINARY

262,144 WORD x 16 BIT STATIC RAM

Description

The TC554161FTL/TRL is a 4,194,304 bit CMOS static random access memory organized as 262,144 words by 16 bits and operated from a single 5V power supply. Advanced circuit techniques provide both high speed and low power features with an operating current of 10mA/MHz (typ.) and a minimum cycle time of 70ns. When $\overline{CE}$ is a logical high, the device is placed in a low power standby mode in which the standby current is 60 μ A (max.). The TC554161FTL/TRL has two control inputs. A chip enable input ($\overline{CE}$) allows for device selection and data retention control, while an output enable input ($\overline{OE}$) provides fast memory access. Byte access is supported by upper and lower byte controls. The TC554161FTL/TRL is suitable for use in microprocessor systems where high speed, low power, and battery backup are required. The TC554161FTL/TRL is offered in a 54-pin thin small outline plastic package (forward type, reverse type).

Features

- Low power dissipation: 55mW/MHz (typ.)
- Standby current: 8 μ A (max.) at $T_a = 25^\circ\text{C}$
- Single 5V power supply
- Access time (max.)


	TC554161FTL/TRL		
	-70L	-85L	-10L
Access Time	70ns	85ns	100ns
$\overline{CE}$ Access Time	70ns	85ns	100ns
$\overline{OE}$ Access Time	35ns	45ns	50ns

- Power down feature: $\overline{CE}$
- Data retention supply voltage: 2.0 ~ 5.5V
- Inputs and outputs TTL compatible
- Package TC554161FTL : TSOP54-P-400
TC554161TRL : TSOP54-P-400A


Pin Names

A0 ~ A17	Address Inputs
I/O1 ~ I/O16	Data Input/Output
$\overline{CE}$	Chip Enable Input
R/W	Read/Write Control Input
$\overline{OE}$	Output Enable Input
$\overline{LB}$, $\overline{UB}$	Data Byte Control Input
V_{DD}	Power (+5V)
GND	Ground
NC	No Connection

Pin Connection (Top View)



Block Diagram



Operating Mode

MODE \ PIN	$\overline{CE}$	$\overline{OE}$	R/W	$\overline{LB}$	$\overline{UB}$	I/O1 ~ I/O8	I/O9 ~ I/O16	POWER
Read	L	L	H	L	L	Output	Output	I _{DDO}
				H	L	High Impedance	Output	I _{DDO}
				L	H	Output	High Impedance	I _{DDO}
Write	L	*	L	L	L	Input	Input	I _{DDO}
				H	L	High Impedance	Input	I _{DDO}
				L	H	Input	High Impedance	I _{DDO}
Output Deselect	L	H	H	*	*	High Impedance	High Impedance	I _{DDO}
	L	*	*	H	H			
Standby	H	*	*	*	*	High Impedance	High Impedance	I _{DDS}

*H or L

Maximum Ratings

SYMBOL	ITEM	RATING	UNIT
V_{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V_{IN}	Input Voltage	-0.3* ~ 7.0	V
$V_{I/O}$	Input and Output Voltage	-0.5* ~ $V_{DD} + 0.5$	V
P_D	Power Dissipation	0.6	W
T_{SOLDER}	Soldering Temperature • Time	260 • 10	°C • sec
T_{STRG}	Storage Temperature	-55 ~ 150	°C
T_{OPR}	Operating Temperature	0 ~ 70	°C

* -3.0V with a pulse width of 30ns

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V_{IH}	Input High Voltage	2.2	—	$V_{DD} + 0.3$	
V_{IL}	Input Low Voltage	-0.3*	—	0.8	
V_{DH}	Data Retention Supply Voltage	2.0	—	5.5	

* -3.0V with a pulse width of 30ns

DC Characteristics ($T_a = 0 \sim 70^\circ\text{C}$, $V_{DD} = 5V \pm 10\%$)

SYMBOL	PARAMETER	TEST CONDITION			MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Leakage Current	V _{IN} = 0 ~ V _{DD}			—	—	±1.0	μA
I _{LO}	Output Leakage Current	CE = V _{IH} or R/W = V _{IL} or OE = V _{IH} V _{OUT} = 0 ~ V _{DD}			—	—	±1.0	μA
I _{OH}	Output High Current	V _{OH} = 2.4V			-1.0	—	—	mA
I _{OL}	Output Low Current	V _{OL} = 0.4V			2.1	—	—	mA
I _{DDO1}	Operating Current	CE = V _{IL} , I _{OUT} = 0mA Other Inputs = V _{IH} /V _{IL}	t _{cycle}	Min.	—	—	100	mA
				1μs	—	15	—	
I _{DDO2}		CE = 0.2V, I _{OUT} = 0mA Other Inputs = V _{IH} /V _{IL}	t _{cycle}	Min.	—	—	90	
				1μs	—	10	—	
I _{DDS1}	Standby Current	CE = V _{IH} , Other Inputs = V _{IH} /V _{IL}			—	—	3	mA
I _{DDS2}		CE = V _{DD} - 0.2V V _{DD} = 2.0V ~ 5.5V	Ta = 0 ~ 70°C		—	—	60	μA
			Ta = 25°C		—	4	8	

Capacitance* ($T_a = 25^\circ\text{C}$, $f = 1.0\text{MHz}$)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = \text{GND}$	10	pF
C_{OUT}	Output Capacitance	$V_{OUT} = \text{GND}$	10	

*This parameter is periodically sampled and is not 100% tested.

AC Characteristics ($T_a = 0 \sim 70^\circ\text{C}$, $V_{DD} = 5V \pm 10\%$)

Read Cycle

Read Cycle		TC554161FTL/TRL						UNIT
SYMBOL	PARAMETER	-70L		-85L		-10L		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	70	—	85	—	100	—	ns
t _{ACC}	Address Access Time	—	70	—	85	—	100	
t _{CO}	CE Access Time	—	70	—	85	—	100	
t _{OE}	OE Access Time	—	35	—	45	—	50	
t _{BA}	UB, LB Access Time	—	35	—	45	—	50	
t _{OH}	Output Data Hold Time from Address Change	10	—	10	—	10	—	
t _{COE}	Output Enable Time from CE	10	—	10	—	10	—	
t _{OEE}	Output Enable Time from OE	5	—	5	—	5	—	
t _{BE}	Output Enable Time from UB, LB	5	—	5	—	5	—	
t _{OD}	Output Disable Time from CE	—	25	—	30	—	35	
t _{ODO}	Output Disable Time from OE	—	25	—	30	—	35	
t _{BD}	Output Disable Time from UB, LB	—	25	—	30	—	35	



Write Cycle



Write Cycle		TC554161FTL/TRL						UNIT
SYMBOL	PARAMETER	-70L		-85L		-10L		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	70	—	85	—	100	—	ns
t _{WP}	Write Pulse Width	50	—	55	—	60	—	
t _{CW}	Chip Enable to End of Write	60	—	70	—	80	—	
t _{BW}	UB, LB Enable to End of Write	50	—	55	—	60	—	
t _{AS}	Address Setup Time	0	—	0	—	0	—	
t _{WR}	Write Recovery Time	0	—	0	—	0	—	
t _{DS}	Data Setup Time	30	—	35	—	40	—	
t _{DH}	Data Hold Time	0	—	0	—	0	—	
t _{OEw}	Output Enable Time from R/W	5	—	5	—	5	—	
t _{ODW}	Output Disable Time from R/W	—	25	—	30	—	35	

AC Test Conditions

Input Pulse Levels	2.4V/0.6V
Input Pulse Rise and Fall Time	5ns
Input Timing Measurement Reference Levels	1.5V
Output Timing Measurement Reference Levels	1.5V
Output Load	1 TTL Gate and $C_L = 100\text{pF}$

Timing Waveforms

Read Cycle ⁽¹⁾Write Cycle 1 ⁽⁴⁾ (R/W Controlled Write)


Write Cycle 2 ⁽⁴⁾ ($\overline{\text{CE}}$ Controlled Write)Write Cycle 3 ⁽⁴⁾ ($\overline{\text{UB}}, \overline{\text{LB}}$ Controlled Write)

Notes:

1. R/W is high for read cycles.
2. If the $\overline{OE}$ low transition occurs coincident with or after the R/W low transition, outputs remain in a high impedance state.
3. If the $\overline{OE}$ high transition occurs coincident with or prior to the R/W high transition, outputs remain in a high impedance state.
4. If $\overline{OE}$ is high during a write cycle, the outputs are in a high impedance state during this period.
5. The I/O may be in the output state during this time; therefore input signals of opposite phase must not be applied.

Data Retention Characteristics ($T_a = 0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DH}	Data Retention Supply Voltage	2.0	—	5.5	V
I_{BDS2}	Standby Current	$V_{DH} = 3.0\text{V}$	—	30*	μA
		$V_{DH} = 5.5\text{V}$	—	60	
t_{CDR}	Chip Deselect to Data Retention Mode	0	—	—	ns
t_R	Recovery Time	5	—	—	ms

*6 μA (max.) $T_a = 0 \sim 40^\circ\text{C}$ $\overline{\text{CE}}$ Controlled Data Retention Mode

Note:

1. If the V_{IH} of $\overline{\text{CE}}$ is 2.2V in operation, during the period that the V_{DD} voltage is going down from 4.5V to 2.4V, I_{BDS1} current flows.