

TC551001APL/AFL/AFTL/ATRL-70L/85L/10L(LV)

SILICON GATE CMOS

131,072 WORD x 8 BIT STATIC RAM

Description

The TC551001APL is a 1,048,576 bit CMOS static random access memory organized as 131,072 words by 8 bits and operated from a single 5V power supply. Advanced circuit techniques provide both high speed and low power features with an operating current of 5mA/MHz (typ.) and a minimum cycle time of 70ns. When CE1 is a logical high, or CE2 is low, the device is placed in a low power standby mode in which the standby current is 2µA typically. The TC551001APL has three control inputs. Chip enable inputs (CE1, CE2) allow for device selection and data retention control, while an output enable input (OE) provides fast memory access. The TC551001APL is suitable for use in microprocessor systems where high speed, low power, and battery backup are required. The TC551001APL-L(LV) operates and is characterized at both 3 and 5 volts.

The TC551001APL is offered in a standard dual-in-line 32-pin plastic package, a small outline plastic package, and a thin small outline plastic package (forward type, reverse type).

Features

- Low power dissipation: 27.5mW/MHz (typ.)
- Standby current: 4µA (max.) at Ta = 25°C
- Single 5V power supply
- Access time (max.)


	TC551001APL/AFL/AFTL/ATRL		
	-70L(LV)	-85L(LV)	-10L(LV)
Access Time	70ns	85ns	100ns
CE1 Access Time	70ns	85ns	100ns
CE2 Access Time	70ns	85ns	100ns
OE Access Time	35ns	45ns	50ns

- Power down feature: CE1, CE2
- Data retention supply voltage: 2.0 ~ 5.5V
- Inputs and outputs TTL compatible
- Package TC551001APL : DIP32-P-600
TC551001AFL : SOP32-P-525
TC551001AFTL : TSOP32-P-0820
TC551001ATRL : TSOP32-P-0820A

Pin Connection (Top View)

o 32 PIN DIP & SOP	
NC	32 V _{DD}
A16	2 A15
A14	3 30 CE2
A12	4 29 R/W
A7	5 28 A13
A6	6 27 A8
A5	7 26 A9
A4	8 25 A11
A3	9 24 OE
A2	10 23 A10
A1	11 22 CE1
A0	12 21 I/O8
I/O1	13 20 I/O7
I/O2	14 19 I/O6
I/O3	15 18 I/O5
GND	16 17 I/O4

o 32 PIN TSOP




Pin Names

A0 ~ A16	Address Inputs
R/W	Read/Write Control Input
OE	Output Enable Input
CE1, CE2	Chip Enable Inputs
I/O1 ~ I/O8	Data Input/Output
V _{DD}	Power (+5V)
GND	Ground
NC	No Connection

PIN NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
PIN NAME	A ₁₁	A ₉	A ₈	A ₁₃	R/W	CE2	A ₁₅	V _{DD}	NC	A ₁₆	A ₁₄	A ₁₂	A ₇	A ₆	A ₅	A ₄
PIN NO.	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
PIN NAME	A ₃	A ₂	A ₁	A ₀	I/O1	I/O2	I/O3	GND	I/O4	I/O5	I/O6	I/O7	I/O8	CE1	A ₁₀	OE

Block Diagram



Operating Mode

MODE	PIN	CE1	CE2	OE	R/W	I/01 ~ I/08	POWER
Read		L	H	L	H	D _{OUT}	I _{DDO}
Write		L	H	*	L	D _{IN}	I _{DDO}
Output Deselect		L	H	H	H	High-Z	I _{DDO}
Standby		H	*	*	*	High-Z	I _{DDS}
		*	L	*	*	High-Z	I _{DDS}

* H or L

Maximum Ratings

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-0.3* ~ 7.0	V
V _{I/O}	Input and Output Voltage	-0.5 ~ V _{DD} + 0.5	V
P _D	Power Dissipation	1.0/0.6**	W
T _{SOLDER}	Soldering Temperature • Time	260 • 10	°C • sec
T _{STRG}	Storage Temperature	-55 ~ 150	°C
T _{OPR}	Operating Temperature	0 ~ 70	°C

* -3.0V with a pulse width of 50ns

** SOP

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V_{IH}	Input High Voltage	2.2	—	$V_{DD} + 0.3$	
V_{IL}	Input Low Voltage	-0.3	—	0.8	
V_{DH}	Data Retention Supply Voltage	2.0	—	5.5	

DC Characteristics (Ta = 0 ~ 70°C, V_{DD} = 5V±10%)

SYMBOL	PARAMETER	TEST CONDITION			MIN.	TYP.	MAX.	UNIT
I_{LI}	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$			—	—	± 1.0	μA
I_{LO}	Output Leakage Current	$CE1 = V_{IH}$ or $CE2 = V_{IL}$ or $R/W = V_{IL}$ or $\overline{OE} = V_{IH}$, $V_{OUT} = 0 \sim V_{DD}$			—	—	± 1.0	μA
I_{OH}	Output High Current	$V_{OH} = 2.4V$			-1.0	—	—	mA
I_{OL}	Output Low Current	$V_{OL} = 0.4V$			4.0	—	—	mA
I_{DDO1}	Operating Current	$CE1 = V_{IL}$ and $CE2 = V_{IH}$ and $R/W = V_{IH}$, $I_{OUT} = 0mA$ Other Inputs = V_{IH}/V_{IL}			t_{cycle}	Min.	—	70
I_{DDO2}		$CE1 = 0.2V$ and $CE2 = V_{DD} - 0.2V$ $R/W = V_{DD} - 0.2V$ $I_{OUT} = 0mA$ Other Inputs = $V_{DD} - 0.2V/0.2V$			t_{cycle}	1μs	—	20
I_{DDS1}	Standby Current	$CE1 = V_{IH}$ or $CE2 = V_{IL}$			—	—	3	mA
$I_{DDS2}^{(1)}$		$CE1 = V_{DD} - 0.2V$ or $CE2 = 0.2V$ $V_{DD} = 2.0V \sim 5.5V$			$Ta = 0 \sim 70^\circ C$	—	—	30
					$Ta = 25^\circ C$	—	2	4

Note (1): If $CE1 \geq V_{DD} - 0.2V$, the specified limits are guaranteed under the condition $CE2 \geq V_{DD} - 0.2V$ or $CE2 \leq 0.2V$.

Capacitance* (Ta = 25°C, f = 1MHz)

SYMBOL	PARAMETER	TEST CONDITION		MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = GND$		10	pF
C_{OUT}	Output Capacitance	$V_{OUT} = GND$		10	pF

*This parameter is periodically sampled and is not 100% tested.

AC Characteristics (Ta = 0 ~ 70°C, V_{DD} = 5V±10%)**Read Cycle**



SYMBOL	PARAMETER	TC551001APL/AFL/AFTL/ATRL						UNIT	
		-70L(LV)		-85L(LV)		-10L(LV)			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{RC}	Read Cycle Time	70	—	85	—	100	—	ns	
t _{ACC}	Address Access Time	—	70	—	85	—	100		
t _{CO1}	CE1 Access Time	—	70	—	85	—	100		
t _{CO2}	CE2 Access Time	—	70	—	85	—	100		
t _{OE}	Output Enable to Output in Valid	—	35	—	45	—	50		
t _{COE}	Chip Enable (CE1 CE2) to Output in Low-Z	10	—	10	—	10	—		
t _{OEE}	Output Enable to Output in Low-Z	5	—	5	—	5	—		
t _{OD}	Chip Enable ($\overline{CE1}$ CE2) to Output in High-Z	—	25	—	30	—	35		
t _{ODO}	Output Enable to Output in High-Z	—	25	—	30	—	35		
t _{OH}	Output Data Hold Time	10	—	10	—	10	—		



Write Cycle

SYMBOL	PARAMETER	TC551001APL/AFL/AFTL/ATRL						UNIT	
		-70L(LV)		-85L(LV)		-10L(LV)			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{WC}	Write Cycle Time	70	—	85	—	100	—	ns	
t _{WP}	Write Pulse Width	50	—	60	—	60	—		
t _{CW}	Chip Selection to End of Write	60	—	75	—	80	—		
t _{AS}	Address Setup Time	0	—	0	—	0	—		
t _{WR}	Write Recovery Time	0	—	0	—	0	—		
t _{ODW}	R/W to Output in High-Z	—	25	—	30	—	35		
t _{OEW}	R/W to Output in Low-Z	5	—	5	—	5	—		
t _{DS}	Data Setup Time	30	—	35	—	40	—		
t _{DH}	Data Hold Time	0	—	0	—	0	—		

AC Test Conditions

Input Pulse Levels	2.4V/0.6V
Input Pulse Rise and Fall Time	5ns
Input Timing Measurement Reference Levels	1.5V
Output Timing Measurement Reference Levels	1.5V
Output Load	1 TTL Gate and C _L = 100pF

Timing Waveforms**Read Cycle⁽¹⁾****Write Cycle 1⁽⁴⁾ (R/W Controlled Write)**

Write Cycle 2⁽⁴⁾ ($\overline{CE1}$ Controlled Write)Write Cycle 3⁽⁴⁾ ($\overline{CE2}$ Controlled Write)



Notes:

1. R/W is high for read cycles.
2. If the $\overline{CE1}$ low transition or CE2 high transition occurs coincident with or after the R/W low transition, outputs remain in a high impedance state.
3. If the $\overline{CE1}$ high transition or CE2 low transition occurs coincident with or prior to the R/W high transition, outputs remain in a high impedance state.
4. If \overline{OE} is high during a write cycle, the outputs are in a high impedance state during this period.
5. The I/O may be in the output state during this time; therefore input signals of opposite phase must not be applied.

Data Retention Characteristics ($T_a = 0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DH}	Data Retention Supply Voltage	2.0	—	5.5	V
I_{DDS2}	Standby Current	$V_{DH} = 3.0\text{V}$	—	15*	μA
			—	30	
t_{CDR}	Chip Deselect to Data Retention Mode		0	—	ns
t_R	Recovery Time	5	—	—	ms

* $3\mu\text{A}$ (max.) $T_a = 0 \sim 40^\circ\text{C}$

CE1 Controlled Data Retention Mode⁽¹⁾**CE2 Controlled Data Retention Mode⁽³⁾**

Notes:

- In the $\overline{\text{CE1}}$ controlled data retention mode, minimum standby current is achieved under the condition $\text{CE2} \leq 0.2\text{V}$ or $\text{CE2} \geq V_{DD} - 0.2\text{V}$.
- If the V_{IH} of $\overline{\text{CE1}}$ is 2.2V in operation, during the period that the V_{DD} voltage is going down from 4.5V to 2.4V, I_{DDS1} current flows.
- In the CE2 controlled data retention mode, minimum standby current is achieved under the condition $\text{CE2} \leq 0.2\text{V}$.

3V Operation**DC Recommended Operating Conditions**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DD}	Power Supply Voltage	2.7	3.0	3.3	V
V_{IH}	Input High Voltage	$V_{DD} - 0.2$	—	$V_{DD} + 0.3$	
V_{IL}	Input Low Voltage	-0.3	—	0.2	

DC Characteristics (Ta = 0 ~ 70°C, $V_{DD} = 3V \pm 10\%$)

SYMBOL	PARAMETER	TEST CONDITION			MIN.	TYP.	MAX.	UNIT
I_{LI}	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$			—	—	± 1.0	μA
I_{LO}	Output Leakage Current	$CE1 = V_{IH}$ or $CE2 = V_{IL}$ or $R/W = V_{IL}$ or $\bar{OE} = V_{IH}$, $V_{OUT} = 0 \sim V_{DD}$			—	—	± 1.0	μA
I_{OH}	Output High Current	$V_{OH} = V_{DD} - 0.2V$			-0.1	—	—	mA
I_{OL}	Output Low Current	$V_{OL} = 0.2V$			0.1	—	—	mA
I_{DD02}	Operating Current	$CE1 = 0.2V$ and $CE2 = V_{DD} - 0.2V$ $R/W = V_{DD} - 0.2V$ $I_{OUT} = 0mA$ Other Inputs = $V_{DD} - 0.2V/0.2V$	t_{cycle}	Min. $1\mu s$	—	—	20	mA
$I_{DDS2}^{(1)}$	Standby Current	$CE1 = V_{DD} - 0.2V$ or $CE2 = 0.2V$	$Ta = 0 \sim 70^\circ C$		—	—	20	
			$Ta = 25^\circ C$		—	1	2	μA

Note (1): If $CE1 \geq V_{DD} - 0.2V$, the specified limits are guaranteed under the condition $CE2 \geq V_{DD} - 0.2V$ or $CE2 \leq 0.2V$.

Capacitance* (Ta = 25°C, f = 1MHz)

SYMBOL	PARAMETER	TEST CONDITION			MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = GND$			10	pF
C_{OUT}	Output Capacitance	$V_{OUT} = GND$			10	

*This parameter is periodically sampled and is not 100% tested.

3V Operation**AC Characteristics (Ta = 0 ~ 70°C, V_{DD} = 3V±10%)****Read Cycle**

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
t _{RC}	Read Cycle Time	150	—	ns
t _{ACC}	Address Access Time	—	150	
t _{CO1}	CE1 Access Time	—	150	
t _{CO2}	CE2 Access Time	—	150	
t _{OE}	Output Enable to Output in Valid	—	75	
t _{COE}	Chip Enable (CE1 CE2) to Output in Low-Z	10	—	
t _{OEE}	Output Enable to Output in Low-Z	5	—	
t _{OD}	Chip Enable (CE1 CE2) to Output in High-Z	—	50	
t _{ODO}	Output Enable to Output in High-Z	—	50	
t _{OH}	Output Data Hold Time	10	—	

Write Cycle

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
t _{WC}	Write Cycle Time	150	—	ns
t _{WP}	Write Pulse Width	100	—	
t _{CW}	Chip Selection to End of Write	120	—	
t _{AS}	Address Setup Time	0	—	
t _{WR}	Write Recovery Time	0	—	
t _{ODW}	R/W to Output in High-Z	—	50	
t _{OEW}	R/W to Output in Low-Z	5	—	
t _{DS}	Data Setup Time	60	—	
t _{DH}	Data Hold Time	0	—	

AC Test Conditions

Input Pulse Levels	V _{DD} - 0.2V/0.2V
Input Pulse Rise and Fall Time	5ns
Input Timing Measurement Reference Levels	1.5V
Output Timing Measurement Reference Levels	1.5V
Output Load	C _L = 100pF