TOSHIBA BiCD Processor IC Silicon Monolithic

TB62206FG

BiCD PWM 2-Phase Bipolar Stepping Motor Driver

The TB62206FG is designed to drive a 2-phase bipolar setpping motor. With BiCD process technology, this device enables output withstand voltage of 40 V and maximum current of 1.8 A to be achieved.

Features

- Bipolar stepping motor driver IC
- Internal PWM current control
- 2-phase/1-2 phase excitation is available
- Monolithic BiCD IC DMOS FET used for output power transistor
- High voltage output and High current: 40 V/1.8 A (max)
- On-chip thermal shutdown circuit, overcurrent protection circuit and power-on reset circuit (POR)
- Package: HSOP20-P-450-1.00

Pin Assignment





Weight: 0.79 g (typ.)

<u>TOSHIBA</u>

Block Diagram



TOSHIBA

Function Table-Output

Phase	Enable	OUT (+)	OUT (-)
х	L	OFF	OFF
Н	Н	Н	L
L	Н	L	Н

X: Don't care

Others

Pin Name	Н	L	Notes
ENABLE X	Output	Output OFF	Output is OFF regardless of its phase's state.
PHASE X	OUT X: H	OUT \overline{X} : H	In high level, current flows OUT X \rightarrow OUT \overline{X}
STANDBY	Motor operation enable	All functions of the IC stopped	When $\overline{\text{STANDBY}} = \text{L}$, output stopped while charge pomp stopped.
TORQUE	100%	71%	High-level

Protection Function

- (1) Thermal shutdown circuit While Tj = 150°C, all outputs are OFF. To turn-on, change the state of the $\overline{\text{STANDBY}}$ pin in the order of H, L, H. It has temperature hysteresis to prevent the output from oscillating. ($\Delta T = 35^{\circ}C$)
- (2) POR (Power-On Reset Circuit: V_M and V_{DD} power supply monitor circuit) Output is forcibly turned off until V_M and V_{DD} reach their specified levels.

(3) ISD

Output is forcibly turned off when current higher than the specified level flows in the output block. To turn-on, change the state of the $\overline{\text{STANDBY}}$ pin in the order of H, L, H.

TOSHIBA

Timing Chart

(1) Full Step



(2) Half Step



Maximum Ratings (Ta = 25°C)

Characteristics		Symbol	Rating	Unit
Logic supply voltage		V _{DD}	7	V
Motor supply voltage		VM	40	V
Output current	(Note 1)	I _{OUT}	1.8	A/phase
Current detect pin voltage	V _{RS}	$V_{M} \pm 4.5 V$	V	
Charge pump pin maximum voltage (CCP1 pin)		V _H	V _M + 7.0	V
Logic input voltage	(Note 2)	V _{IN}	to V _{DD} + 0.4	V
Power dissipation	(Note 3)		1.4	w
Power dissipation (Note 4)		P _D	3.2	vv
Operating temperature		T _{opr}	-40 to 85	°C
Storage temperature		T _{stg}	–55 to 150	°C
Junction temperature		Тj	150	°C

Note 1: Perform thermal calculations for the maximum current value under normal conditions. Use the IC at 1.5 A or less per phase.

The current value maybe controled according to the ambient temperature or board conditions.

Note 2: Input 7 V or less as V_{IN}

Note 3: Measured for the IC only. (Ta = 25° C)

Note 4: Measured when mounted on the board. (Ta = 25° C)

Ta: IC ambient temperature

Topr: IC ambient temperature when starting operation

T_j: IC chip temperature during operation T_j (max) is controlled by TSD (thermal shut down circuit)

Recommended Operating Conditions (Ta = 0 to 85°C, (Note 5))

Characteristics	Symbol Test Condition		Min	Тур.	Max	Unit
Power supply voltage	V _{DD}	—	4.5	5.0	5.5	V
Motor supply voltage	V _M	$\label{eq:VDD} \begin{array}{l} V_{DD} = 5.0 \ V, \ Ccp1 = 0.22 \ \mu F, \\ Ccp2 = 0.02 \ \mu F \end{array}$	13	24	35	V
Output current	I _{OUT (1)}	Ta = 25°C, per phase	_	1.2	1.5	А
Logic input voltage	V _{IN}	—	GND	_	V _{DD}	V
Phase signal input frequency	f _{PHASE}	$V_{DD} = 5.0 V$	_	1.0	150	KHz
Chopping frequency	f _{chop}	$V_{DD} = 5.0 V$	50	100	150	KHz
V _{ref} reference voltage	V _{ref}	$V_M = 24 V$, Torque = 100%	GND	3.0	4.0	V
Current detect pin voltage	V _{RS}	$V_{DD} = 5.0 V$	0	±1.0	±4.5	V

Note 5: Because the maximum value of T_i is 120°C, recommended maximum current usage is below 120°C.

Electrical Characteristics 1 (unless otherwise specified, $Ta = 25^{\circ}C$, $V_{DD} = 5 V$, $V_{M} = 24 V$)

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit	
Input voltage	HIGH	V _{IN (H)}	DC	Data input pins	2.0	V _{DD}	V _{DD} + 0.4	V	
input voltage	LOW	V _{IN (L)}	DC			GND	0.8	v	
Input hysteresis voltage		V _{IN (HIS)}	DC	Data input pins	200	400	700	mV	
		I _{IN (H)}		Data input pins with resistor	35	50	75		
Input current		I _{IN (H)}	DC	Data input pins without resistor	_	_	1.0	μA	
		I _{IN (L)}			—	—	1.0		
		I _{DD1}		$V_{DD} = 5$ V, all inputs connected to ground, Logic, output all off	1.0	2.0	3.0		
Power dissipation (V _{DD} pir	1)	I _{DD2}	DC	Output OPEN, $f_{PHASE} = 1.0 \text{ kHz}$ LOGIC ACTIVE, $V_{DD} = 5 \text{ V}$, ChargePump = charged	1.0	2.5	3.5	mA	
		I _{M1}		Output OPEN, all inputs connected to ground, Logic, output all off, ChargePump = no operation	1.0	2.0	3.0	.0	
Power dissipation (V _M pin)		I _{M2}	DC	DC	$\begin{array}{l} \text{OUT OPEN, } f_{PHASE} = 1 \text{ kHz} \\ \text{LOGIC ACTIVE, } V_{DD} = 5 \text{ V}, \\ \text{V}_{M} = 24 \text{ V}, \text{ Output off,} \\ \text{ChargePump} = \text{charged} \end{array}$	2.0	4.0	5.0	mA
		I _{M3}		OUT OPEN, f _{PHASE} = 4 kHz LOGIC ACTIVE, 100 kHz chopping (emulation), Output OPEN, ChargePump = charged		10	13		
Output standby current Upper		DC	DC	$\label{eq:VRS} \begin{split} & V_{RS} = V_M = 24 \text{ V}, V_{OUT} = 0 \text{ V}, \\ & \text{STANDBY} = \text{H}, \text{PHASE} = \text{H} \end{split}$	-200	-150		μA	
Output bias current	Upper	I _{OB}	DC	$V_{OUT} = 0 V, \overline{STANDBY} = H$	-100	-50		μA	
Output leakage current	Lower	I _{OL}	DC	$V_{RS} = V_M = CcpA = V_{OUT} = 24$ V, LOGIC IN = ALL = L		1.0	1.0	μA	
Comparator reference	HIGH (reference)	V _{RS (H)}	DC	$\label{eq:Vref} \begin{array}{l} V_{ref} = 3.0 \; V, \; V_{ref} \; (\text{Gain}) = 1/5.0 \\ TORQUE = (H) = 100\% \; set \end{array}$		100		%	
voltage ratio	LOW	V _{RS (L)}	20	$\label{eq:Vref} \begin{array}{l} V_{ref} = 3.0 \; V, \; V_{ref} \; (Gain) = 1/5.0 \\ TORQUE = (L) = 71\% \; set \end{array}$	66	71	76	70	
Output current differential		∆l _{OUT1}	DC	Differences between output current channels	-5		5	%	
Output current setting differential		ΔI_{OUT2}	DC	I _{OUT} = 1000 mA	-5	_	5	%	
RS pin current		I _{RS}	DC	$\frac{V_{RS} = 24 V}{STANDBY}, V_M = 24 V$	_	1	2	μA	
		R _{ON (D-S) 1}		$I_{OUT} = 1.0 \text{ A}, V_{DD} = 5.0 \text{ V}$ $T_j = 25^{\circ}\text{C}, \text{ Drain-Source}$	_	0.5	0.6		
Output transistor drain-sou	rce	R _{ON (S-D) 1}	DC	$I_{OUT} = 1.0 \text{ A}, V_{DD} = 5.0 \text{ V}$ $T_j = 25^{\circ}\text{C}, \text{ Source-Drain}$	_	0.5	0.6	Ω	
ON-resistance		R _{ON (D-S) 2}		$\begin{split} I_{OUT} &= 1.0 \text{ A}, V_{DD} = 5.0 \text{ V} \\ T_j &= 105^\circ\text{C}, \text{Drain-Source} \end{split}$	_	0.6	0.75	22	
		R _{ON (S-D) 2}		$\begin{split} I_{OUT} &= 1.0 \text{ A}, \text{ V}_{DD} = 5.0 \text{ V} \\ T_j &= 105^\circ\text{C}, \text{ Source-Drain} \end{split}$	—	0.6	0.75		

Electrical Characteristics 2 (unless otherwise specified, $Ta = 25^{\circ}C$, $V_{DD} = 5 V$, $V_{M} = 24 V$)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
V _{ref} input voltage	V _{ref}	DC	$\label{eq:V_m} \begin{array}{l} V_M = 24 \ V, \ V_{DD} = 5 \ V, \\ \hline \hline STANDBY = H, \ Output \ on, \\ PHASE = 1 \ kHz \end{array}$	GND	_	4.0	V
V _{ref} input current	I _{ref}	DC	$\label{eq:standard} \begin{array}{l} \overline{\text{STANDBY}} &= \text{H, Output on,} \\ V_M = 24 \text{ V, } V_{DD} = 5 \text{ V,} \\ V_{ref} = 3.0 \text{ V} \end{array}$	20	35	50	μA
V _{ref} attenuation ratio	V _{ref} (GAIN)	DC		1/4.8	1/5.0	1/5.2	
TSD temperature (Note 1)	T _j TSD	DC	$V_{DD} = 5 V, V_M = 24 V$	130	_	170	°C
TSD return temperature difference (Note 1)	∆TjTSD	DC	T _j TSD = 130 to 170°C	T _j TSD - 50	T _j TSD – 35	T _j TSD - 20	°C
V _{DD} return voltage	V _{DDR}	DC	$V_{M} = 24 V, STANDBY = H$	2.0	3.0	4.0	V
V _M return voltage	V _{MR}	DC	$V_{DD} = 5 V, STANDBY = H$	8.0	9.0	10	V
Over current protected circuit operation current (Note 2)	ISD		$V_{DD}=5~V,~V_M=24~V$	_	3.0		А

Note 1: Thermal shut down (TSD) circuit

When the IC junction temperature reaches the specified value and the TSD circuit is activated, the internal reset circuit is activated switching the outputs of both motors to off.

When the temperature is set between 130 (min) to 170°C (max), the TSD circuit operates.

When the TSD circuit is activated, the charge pump is halted, and TROTECT pin outputs V_{DD} voltage. Even if the TSD circuit is activated and $\overline{STANDBY}$ goes H \rightarrow L \rightarrow H instantaneously, the IC is not reset until the IC junction temperature drops –20°C (typ.) below the TSD operating temperature (hysteresis function).

Note 2: Overcurrent protection circuit

When current exceeding the specified value flows to the output, the internal reset circuit is activated, and the ISD turns off the output.

Until the **STANDBY** signal goes Low to High, the overcurrent protection circuit remains activated. During ISD, IC turns **STANDBY** mode and the charge pump halts.

AC Electrical Characteristics (Ta = 25°C, V_M = 24 V, V_{DD} = 5 V, 6.8 mH/5.7 Ω)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit	
Clock frequency	f _{PHASE}	AC	—	_		166	kHz	
	t _w (t _{CLK})	_					μs	
Minimum clock pulse width	t _{wp}	_				_		
	t _{wn}	AC	—	50	_			
	t _r	_	Output Load: 6.8 mH/5.7 Ω		100			
	t _f	_	—	_	100	_		
Output transistor switching	t _{pLH}	_	PHASE to OUT	_	1000	_	- ns -	
characteristic	t _{pHL}	_	Output Load: 6.8 mH/5.7 Ω	_	2000	_		
	t _{pLH}	—	CR to OUT	_	500	_		
	t _{pHL}	_	Output Load: 6.8 mH/5.7 Ω — 1000		1000	_		
Noise rejection dead band time	t _{BRANK}	_	I _{OUT} = 1.0 A		300	500	ns	
CR reference signal oscillation frequency	fCR	_	$C_{\text{OSC}} = 560 \text{ pF}, \text{ R}_{\text{OSC}} = 3.6 \text{ k}\Omega$	_	800	_	kHz	
Chopping frequency possible range	ppping frequency possible range $ \begin{cases} f_{chop} \text{ (min)} \\ f_{chop} \text{ (max)} \end{cases} - \begin{cases} V_M = 24 \text{ V}, \text{ V}_{DD} = 5 \text{ V}, \text{ Output} \\ \text{ACTIVE} (I_{OUT} = 1.0 \text{ A}) \\ \text{Step fixed, Ccp1} = 0.22 \mu\text{F}, \\ \text{Ccp2} = 0.01 \mu\text{F} \end{cases} $		40	100	150	kHz		
Chopping set frequency	f _{chop}	_	Output ACTIVE (I _{OUT} = 1.0 A), CR CLK = 800 kHz	_	100	_	kHz	
Charge pump rise time	tong		$\begin{array}{l} \text{Ccp}=0.22\;\mu\text{F},\;\text{Ccp}=0.022\;\mu\text{F}\\ \underline{V_M=24\;V,\;V_{DD}=5\;V,}\\ \text{STANDBY}=\text{ON}\rightarrow\text{OFF} \end{array}$	_	100	200	μS	

Current Waveform and Setting of MIXED DECAY MODE

To control the constant current, the rate of Mixed Decay Mode which determines current amplitude (ripple current) should be 37.5%.



MIXED DECAY MODE Waveform (current waveform)



CLK Signal, Internal CR CLK, and Output Current Waveform (when CLK signal is input in 2 excitation mode)



Current Discharge Path when ENABLE Input During Operation

In Slow Mode, when all output transistors are forced to switch off, coil energy is discharged in the following MODES:

Note: Parasitic diodes are located on dotted lines. In normal MIXED DECAY MODE, the current does not flow to the parasitic diodes.



As shown in the figure above, an output transistor has parasitic diodes.

To discharge energy from the coil, each transistor is switched on allowing current to flow in the reverse direction to that in normal operation. As a result, the parasitic diodes are not used. If all the output transistors are forced to switch off, the energy of the coil is discharged via the parasitic diodes.

Output Transistor Operating Mode



Output Transistor Operation Functions

CLK	U1	U2	L1	L2
CHARGE	ON	OFF	OFF	ON
SLOW	OFF	OFF	ON	ON
FAST	OFF	ON	ON	OFF

Note: The above table is an example where current flows in the direction of the arrows in the above figures. When the current flows in the opposite direction of the arrows, see the table below.

CLK	U1	U2	L1	L2
CHARGE	OFF	ON	ON	OFF
SLOW	OFF	OFF	ON	ON
FAST	ON	OFF	OFF	ON

In this IC, three modes as shown above are automatically switched to control the constant current.

Power Supply Sequence (recommended)



Note 1: If the V_{DD} drops to the level of the V_{DDR} or below while the specified voltage is input to the V_M pin, the IC is internally reset.

This is a protective measure against malfunction. Likewise, if the V_M drops to the level of the V_{MR} or below while regulation voltage is input to the V_{DD} , the IC is internally reset as a protective measure against malfunction.

To avoid malfunction, when turning on V_M or V_{DD} , to input the $\overline{STANDBY}$ signal at the above timing is recommended.

It takes time for the output control charge pump circuit to stabilize. Wait up to t_{ONG} time after power on before driving the motors.

- Note 2: When the V_M value is between 8 to 11 V, the internal reset is released, thus output may be on. In such a case, the charge pump cannot drive stably because of insufficient voltage. The Standby state should be maintained until V_M reaches 13 V or more.
- Note 3: Since $V_{DD} = 0 V$ and $V_M =$ voltage within the rating are applied, output is turned off by internal reset. At that time, a current of several mA flows due to the Pass between V_M and V_{DD} . When voltage increases on V_{DD} output, make sure that specified voltage is input.

<u>TOSHIBA</u>

How to Calculate Set Current

This IC drives the motor, controlling the PWM constant current in reference to the frequency of CR oscillator.

At that time, the maximum current value (set current value) can be determined by setting the sensing resistor (R_{RS}) and reference voltage (V_{ref}).

 $I_{OUT (max)} = \frac{1}{5.0} \times V_{ref} (V) \times \frac{T_{orque} (T_{orque} = 100, 71\%)}{R_{RS} (\Omega) \times 100(\%)}$

1/5.0 is V_{ref} (gain): V_{ref} attenuation ratio. (for the specifications, see the electrical characteristics.)

For example, when applying V_{ref} = 3 V and torque = 100% to drive out IOUT of 0.8 A, R_{RS} = 0.75 Ω (0.5 W or more) is required.

(for 1-2 phase excitation with 71% of torque, the peak current should be set to 100%).

How to Calculate the Chopping and OSC Frequencies

At constant current control, this IC chops frequency using the oscillation waveform (saw tooth waveform) determined by external capacitor and resistor as a reference.

The TB62206FG requires an oscillation frequency of eight times the chopping frequency. The oscillation frequency is calculated as follows:

$$f_{CR} = \frac{1}{0.523 \times (C \times R + 600 \times C)}$$

For example, when C_{osc} = 560 pF and R_{osc} = 3.6 k Ω are connected, f_{CR} = 813 kHz. At this time, the chopping frequency f_{chop} is calculated as follows:

 $f_{chop} = f_{CR}/8 = 101 \text{ kHz}$

<u>TOSHIBA</u>

IC Power Dissipation

IC power dissipation is classified into two: power consumed by transistors in the output block and power consumed by the logic block and the charge pump circuit.

- Power consumed by the Power Transistor (calculated with $R_{ON} = 0.60 \Omega$)
- In Charge mode, Fast Decay mode, or Slow Decay mode, power is consumed by the upper and lower transistors of the H bridges.

The following expression expresses the power consumed by the transistors of a H bridge.

The average power dissipation for output under 4-bit micro step operation (phase difference between phases A and B is 90°) is determined by expression (1).

Thus, power dissipation for output per unit is determined as follows (2) under the conditions below.

Power consumed by the logic block and IM The following standard values are used as power dissipation of the logic block and IM at operation.

I (LOGIC) = 2.5 mA (typ.): I (I_{M3}) = 10.0 mA (typ.): operation/unit I (I_{M1}) = 2.0 mA (typ.): stop/unit

The logic block is connected to V_{DD} (5 V). IM (total of current consumed by the circuits connected to V_M and current consumed by output switching) is connected to V_M (24 V). Power dissipation is calculated as follows:

 $P (Logic&IM) = 5 (V) \times 0.0025 (A) + 24 (V) \times 0.010 (A) = 0.25 (W) \dots (3)$

Thus, the total power dissipation (P) is

P = P (out) + P (Logic&IM) = 2.65 (W)

Power dissipation at standby is determined as follows:

 $P (standby) + P (out) = 24 (V) \times 0.002 (A) + 5 (V) \times 0.0025 (A) = 0.06 (W)$

For thermal design on the board, evaluate by mounting the IC.

TOSHIBA

Test Waveforms



Figure 1 Timing Waveforms and Names



OSC-Charge DELAY:

Because the rising edge level of the OSC waveform is used for converting the OSC waveform to the internal CR CLK, a delay of up to 1.25 ns (@fchop = 100 kHz: $f_{CR} = 400$ kHz) occurs between the OSC waveform and the internal CR CLK.



Figure 2 Timing Waveforms and Names (CR and output)

P_D – Ta (package power dissipation)



- (4) $HSOP20 R_{th (j-a)} only (96°C/W)$
- (5) When mounted on the board (140 mm \times 70 mm \times 1.6 mm: 38°C/W: typ.: under evaluation)

Note: Rth (j-a): 8.5°C/W

TOSHIBA

Relationship between $V_{\mbox{\scriptsize M}}$ and $V_{\mbox{\scriptsize H}}$ (charge pump voltage)



Note: $V_{DD} = 5 V$

Operation of Charge Pump Circuit



- Initial charging
 - (1) When RESET is released, T_{r1} is turned ON and T_{r2} turned OFF. Ccp 2 is charged from Ccp 2 via Di1.
 - (2) T_{r1} is turned OFF, T_{r2} is turned ON, and Ccp 1 is charged from Ccp 2 via Di2.
 - $(3) \quad \mbox{When the voltage difference between V_M and V_H (Ccp A pin voltage = charge pump voltage)$ reaches V_{DD} or higher, operation halts (steady state). }$
- Actual operation
 - (4) Ccp 1 charge is used at f_{chop} switching and the V_H potential drops.
 - (5) Charges up by (1) and (2) above.



Charge Pump Rise Time



tong:

Delay time taken for capacitor Ccp 2 (charging capacitor) to fill up Ccp 1 (storing capacitor) to $V_M + V_{DD}$ after STANDBY is released.

The internal IC cannot drive the gates correctly until the voltage of Ccp 1 reaches $V_M + V_{DD}$. Be sure to wait for tONG or longer before driving the motors.

Basically, the larger the Ccp 1 capacitance, the smaller the voltage fluctuation, though the initial charge up time is longer.

The smaller the Ccp 1 capacitance, the shorter the initial charge-up time but the voltage fluctuation is larger.

Depending on the combination of capacitors (especially with small capacitance), voltage may not be sufficiently boosted.

When the voltage does not increase sufficiently, output DMOS RON turns lower than the normal, and it raises the temperature.

Thus, use the capacitors under the capacitor combination conditions (Ccp 1 = 0.22 $\mu F,$ Ccp 2 = 0.022 $\mu F)$ recommended by Toshiba.

External Capacitor for Charge Pump

When driving the stepping motor with $V_{DD} = 5 \text{ V}$, $f_{chop} = 150 \text{ kHz}$, L = 10 mH under the conditions of $V_M = 13 \text{ V}$ and 1.5 A, the logical values for Ccp 1 and Ccp 2 are as shown in the graph below:



Choose Ccp 1 and Ccp 2 to be combined from the above applicable range. We recommend Ccp 1:Ccp 2 at 10:1 or more. (if our recommended values (Ccp = 0.22μ F, Ccp 2 = 0.02μ F) are used, the drive conditions in the specification sheet are satisfied. (there is no capacitor temperature characteristic as a condition.)

When setting the constants, make sure that the charge pump voltage is not below the specified value and set the constants with a margin (the larger Ccp 1 and Ccp 2, the more the margin).

Some capacitors exhibit a large change in capacitance according to the temperature. Make sure the above capacitance is obtained under the usage environment temperature.



Driving Mode

2-Phase Excitation Mode

2-Phase Excitation



- (%) d (%) d
- Note: 2-phase excitation has a large load change due to motor induced electromotive force. If a mode in which the current attenuation capability (current control capability) is small is used, current increase due to induced electromotive force may not be suppressed.



1-2 Phase Excitation



Recommended Application Circuit

The values for the respective devices are all recommended values. For values under each input condition, see the above-mentioned recommended operating conditions.



- Note: Adding bypass capacitors is recommended.
 - Make sure that GND wiring has only one contact point, and to design the pattern that allows the heat radiation.

To control setting pins in each mode by SW, make sure to pull down or pull up them to avoid high impedance.

To input the data, see the section on the recommended input data.

The IC may be destroyed due to short circuit between output pins, an output pin and the $V_{\rm DD}$ pin, or an output pin and the GND pin.

Design an output line, $V_{\mbox{DD}}$ (V_M) line and GND line with great care.

Also a low-withstand-voltage device may be destroyed when mounted in the wrong orientation, which causes high-withstanding voltage to be applied to the device.

Package Dimensions



Weight: 0.79 g (typ.)

RESTRICTIONS ON PRODUCT USE

030619EBA

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
 devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
 stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of
 safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of
 such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.