# **Transient Voltage Suppressor**

### Micro-Packaged Diode for ESD Protection

The ESD5B Series is designed to protect voltage sensitive components from ESD. Excellent clamping capability, low leakage, and fast response time provide best in class protection on designs that are exposed to ESD. Because of its small size and bi–directional design, it is ideal for use in cellular phones, MP3 players, and portable applications that require audio line protection.

#### **Specification Features**

- Low Capacitance 32 pF
- Low Clamping Voltage
- Small Body Outline Dimensions: nom 0.063" x 0.032" (1.6x0.8 mm)
- Low Body Height: nom 0.024" (0.6 mm)
- Reverse Working (Stand-off) Voltage: 5.0 V
- $\bullet\,$  Peak Power up to 50 W @ 8 x 20  $\mu s$  Pulse
- Low Leakage
- Response Time is Typically < 1 ns
- ESD Rating of Class 3 (> 16 kV) per Human Body Model
- IEC61000-4-2 Level 4 ESD Protection
- SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- This is a Pb-Free Device

#### **Mechanical Characteristics**

**CASE:** Void-free, transfer-molded, thermosetting plastic

Epoxy Meets UL 94 V-0

**LEAD FINISH:** 100% Matte Sn (Tin)

**MOUNTING POSITION:** Any

**QUALIFIED MAX REFLOW TEMPERATURE: 260°C** 

Device Meets MSL 1 Requirements

#### **MAXIMUM RATINGS**

| Rating  | Symbol                            | Value          | Unit    |
|---|-----------------------------------|----------------|---------|
| IEC 61000–4–2 (ESD) Contact<br>Air  |                                   | ±30<br>±30     | kV      |
| ESD Voltage Per Human Body Model Per Machine Model  |                                   | 16<br>400      | kV<br>V |
| Peak Power (Figure 1) Per 8 x 20 μs Waveform Peak Power (Figure 2)Per 10 x 1000 μs Waveform | P <sub>PK</sub>                   | 50<br>10       | W       |
| Total Power Dissipation on FR-5 Board (Note 1) @ T <sub>A</sub> = 25°C                      | P <sub>D</sub>                    | 200            | mW      |
| Junction and Storage Temperature Range  | T <sub>J</sub> , T <sub>stg</sub> | -55 to<br>+150 | °C      |
| Lead Solder Temperature – Maximum (10 Second Duration)                                      | TL                                | 260            | °C      |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1.  $FR-5 = 1.0 \times 0.75 \times 0.62$  in.

See Application Note AND8308/D for further description of survivability specs.



#### ON Semiconductor®

www.onsemi.com





SOD-523 CASE 502

#### **MARKING DIAGRAM**



B5 = Specific Device Code

M Date Code

= Pb–Free Package

(Note: Microdot may be in either location)

\*Date Code orientation and/or position may vary depending upon manufacturing location.

#### ORDERING INFORMATION

| Device         | Package              | Shipping <sup>†</sup> |
|----------------|----------------------|-----------------------|
| ESD5B5.0ST1G   | SOD-523<br>(Pb-Free) | 3000 / Tape &<br>Reel |
| ESD5B5.0ST5G   | SOD-523<br>(Pb-Free) | 8000 / Tape &<br>Reel |
| SZESD5B5.0ST1G | SOD-523<br>(Pb-Free) | 3000 / Tape &<br>Reel |


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **ELECTRICAL CHARACTERISTICS**

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$ 

| Symbol          | Parameter                                  |  |  |
|-----------------|--|--|--|
| I <sub>PP</sub> | Reverse Peak Pulse Current                 |  |  |
| V <sub>C</sub>  | Clamping Voltage @ I <sub>PP</sub>         |  |  |
| $V_{RWM}$       | Working Peak Reverse Voltage               |  |  |
| I <sub>R</sub>  | Reverse Leakage Current @ V <sub>RWM</sub> |  |  |
| $V_{BR}$        | Breakdown Voltage @ I <sub>T</sub>         |  |  |
| I <sub>T</sub>  | Test Current                               |  |  |

<sup>\*</sup>See Application Note AND8308/D for detailed explanations of datasheet parameters.



#### **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted, $V_F = 0.9 \text{ V Max.}$ @ $I_F = 10 \text{ mA}$ for all types)

|                                     | V <sub>RWM</sub><br>(V) | I <sub>R</sub> (μΑ)<br>@ V <sub>RWM</sub> | V <sub>BR</sub> (V<br>(Not |     | Ι <sub>Τ</sub> | C (pF) @ V <sub>R</sub> = 0 V,<br>f = 1 MHz | Vc                           |
|-------------------------------------|-------------------------|---|----------------------------|-----|----------------|---|------------------------------|
| Device*                             | Max                     | Max                                       | Min                        | Max | mA             | Тур   | Per IEC61000-4-2 (Note 3)    |
| ESD5B5.0ST1G/T5G,<br>SZESD5B5.0ST1G | 5.0                     | 1.0                                       | 5.8                        | 7.8 | 1.0            | 32  | Figures 1 and 2<br>See Below |

- \*Other voltages available upon request.
- 2. V<sub>BR</sub> is measured with a pulse test current I<sub>T</sub> at an ambient temperature of 25°C.
- 3. For test procedure see Figures 3 and 4 and Application Note AND8307/D.




Figure 1. ESD Clamping Voltage Screenshot Positive 8 kV Contact per IEC 61000-4-2




Figure 2. ESD Clamping Voltage Screenshot Negative 8 kV Contact per IEC 61000-4-2

#### IEC 61000-4-2 Spec.

| Level | Test Volt-<br>age (kV) | First Peak<br>Current<br>(A) | Current at 30 ns (A) | Current at<br>60 ns (A) |
|-------|------------------------|------------------------------|----------------------|-------------------------|
| 1     | 2                      | 7.5                          | 4                    | 2                       |
| 2     | 4                      | 15                           | 8                    | 4                       |
| 3     | 6                      | 22.5                         | 12                   | 6                       |
| 4     | 8                      | 30                           | 16                   | 8                       |




Figure 3. IEC61000-4-2 Spec




Figure 4. Diagram of ESD Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.


#### **ESD Voltage Clamping**


For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000–4–2 waveform. Since the IEC61000–4–2 was written as a pass/fail spec for larger


systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.

#### PACKAGE DIMENSIONS

SOD-523 **CASE 502** ISSUE E








#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS.
  3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

|     | MILLIMETERS |      |      |  |
|-----|-------------|------|------|--|
| DIM | MIN         | NOM  | MAX  |  |
| Α   | 0.50        | 0.60 | 0.70 |  |
| b   | 0.25        | 0.30 | 0.35 |  |
| С   | 0.07        | 0.14 | 0.20 |  |
| D   | 1.10        | 1.20 | 1.30 |  |
| E   | 0.70        | 0.80 | 0.90 |  |
| HE  | 1.50        | 1.60 | 1.70 |  |
| L   | 0.30 REF    |      |      |  |
| L2  | 0.15        | 0.20 | 0.25 |  |

#### **RECOMMENDED SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative