SY58611U



3.2Gbps Precision, LVDS 2:1 MUX with Internal Termination and Fail Safe Input

General Description


The SY58611U is a 2.5V, high-speed, fully differential LVDS 2:1 MUX capable of processing clocks up to 2.5GHz and data up to 3.2Gbps. SY58611U is optimized to provide a buffered output of the selected input with less than 20ps of skew and less than 10ps_{pp} total jitter. Patented MUX Isolation design reduces crosstalk and provides superior signal integrity.

The differential inputs include Micrel's unique, 3-pin input termination architecture that interfaces to LVPECL, LVDS or CML differential signals, (AC- or DC-coupled) as small as 100mV_{PK} (200mV_{pp}) without any level-shifting or termination resistor networks in the signal path. For AC-coupled input interface applications, an integrated reference voltage (V_{REF-AC}) is provided to bias the V_T pin. The output is LVDS compatible, with rise/fall times guaranteed to be less than 120ps.

The SY58611U operates from a 2.5V ±5% supply and is guaranteed over the full industrial temperature range (-40°C to +85°C). For applications that require CML or LVPECL output, consider the SY58609U and SY58610U, 2:1 MUX with 400mV and 800mV output swings respectively. The SY58611U is part of Micrel's high-speed, Precision Edge® product line.

Datasheets and support documentation can be found on Micrel's web site at: www.micrel.com.

Functional Block Diagram





Precision Edge®

Features

- Selects between two sources and provides buffered copy of the selected input signal
- Fail Safe Input
 - Prevents output from oscillating when input is invalid or removed
- Guaranteed AC performance over temperature and voltage:
 - DC-to > 3.2Gbps throughput
 - <420ps typical propagation delay (IN-to-Q)
 - <120ps rise/fall times</p>
- Unique, patented internal termination and VT pin accepts DC- and AC-coupled inputs (CML, PECL, LVDS)
- Unique, patented MUX input isolation design minimizes adjacent channel crosstalk
- Ultra-low jitter design
 - <1ps_{RMS} cycle-to-cycle jitter
 - <10ps_{PP} total jitter
 - <1ps_{RMS} random jitter
 - <10ps_{PP} deterministic jitter
- 2.5V ±5% power supply operation
- Industrial temperature range: -40°C to +85°C
- Available in 16-pin (3mm x 3mm) MLF[®] package

Applications

- · All SONET clock distribution
- Fibre Channel clock and data distribution
- · Gigabit Ethernet clock or data distribution
- Backplane distribution

Markets

- · DataCom and Telecom
- Storage
- ATE
- · Test and Measurement

Precision Edge is a registered trademark of Micrel, Inc. MLF and *Micro*LeadFrame are registered trademarks of Amkor Technology.


Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

Ordering Information⁽¹⁾

| Part Number | Package Type | Operating Range | Package Marking | Lead Finish |
|-----------------------------|-----------------|--------------------|--------------------------------------|-------------------|
| SY58611UMG | MLF-16 | Industrial | 611U with Pb-Free bar-line indicator | NiPdAu Pb-Free |
| SY58611UMGTR ⁽²⁾ | MLF-16 | Industrial | 611U with Pb-Free bar-line indicator | NiPdAu Pb-Free |

- 1. Contact factory for die availability. Dice are guaranteed at $T_A = 25$ °C, DC Electricals only.
- 2. Tape and Reel.

Pin Configuration



16-Pin MLF® (MLF-16)

Truth Table

| SEL | Output | |
|-----|--------------|--|
| 0 | IN0 Selected | |
| 1 | IN1 Selected | |

Pin Description

| Pin Number | Pin Name | Pin Function |
|------------|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1, 4 | VT0, VT1 | Input Termination Center-Tap: Each side of the differential input pair terminates to the VT pin. This pin provides a center-tap to a termination network for maximum interface flexibility. See "Input Interface Applications" subsection. |
| 2, 3 | VREF-AC0, VREF-AC1 | Reference Voltage: These outputs bias to V_{CC} –1.2V. They are used for AC-coupling inputs IN and /IN. Connect VREF-AC directly to the corresponding VT pin. Bypass with 0.01 μ F low ESR capacitor to VCC. Due to limited drive capability, the VREF-AC pin is only intended to drive its respective VT pin. Maximum sink/source current is ± 0.5 mA. See "Input Interface Applications" subsection. |
| 5, 6 | IN1, /IN1 | Differential Inputs: These input pairs are the differential signal inputs to the device. Inputs |
| 15, 16 | INO, /INO | accept AC- or DC-Coupled differential signals as small as 100mV (200mV_{PP}). Each pin of the pairs internally terminates with 50Ω to the V_T pin. If the input swing falls below a certain threshold (typical 30mV), the Fail Safe Input (FSI) feature will guarantee a stable output by latching the output to its last valid state. See "Input Interface Applications" subsection. |
| 7 | SEL | Single-Ended Input: This single-ended TTL/CMOS-compatible input selects the inputs to the multiplexer. Note that this input is internally connected to a $25k\Omega$ pull-up resistor and will default to logic HIGH state if left open. The input-switching threshold is $V_{CC}/2$. |
| 8, 13 | VCC | Positive Power Supply: Bypass with $0.1\mu F//0.01\mu F$ low ESR capacitors as close to the V_{CC} pins as possible. |
| 9, 12 | /Q, Q | LVDS Differential Output Pair: Differential buffered output copy of the selected input signal. The output swing is typically 325mV. Normally terminated 100Ω across the output (Q and /Q). See "LVDS Output Interface Applications" subsection. |
| 10, 11 | GND, Exposed pad | Ground. Exposed pad must be connected to a ground plane that is the same potential as the ground pin. |
| 14 | NC | No connect. |

Absolute Maximum Ratings(1)

| Supply Voltage (V _{CC})0.5V to +4.0V |
|---------------------------------------------------------------------|
| Input Voltage (V _{IN})0.5V to V _{CC} |
| LVDS Output Current (I _{OUT})±10mA |
| Input Current |
| Source or Sink Current on (IN, /IN)±50mA |
| Current (V _{REF}) |
| Source or sink current on V _{REF-AC} ⁽⁴⁾ ±0.5mA |
| Maximum operating Junction Temperature 125°C |
| Lead Temperature (soldering, 20sec.)260°C |
| Storage Temperature (T _s)65°C to +150°C |

Operating Ratings⁽²⁾

| Supply voltage (V _{CC}) | +2.3/57 to +2.6357 |
|-------------------------------------------|--------------------|
| Ambient Temperature (T _A) | 40°C to +85°C |
| Package Thermal Resistance ⁽³⁾ | |
| MLF [®] | |
| Still-air (θ_{JA}) | 60°C/W |
| Junction-to-Board (w/p) | 33°C/M |

DC Electrical Characteristics⁽⁵⁾

 $T_A = -40$ °C to +85°C unless otherwise stated.

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|----------------------|-----------------------------------------------|-----------------------------------|----------------------|-----|----------------------|-------|
| V _{CC} | Power Supply Voltage Range | | 2.375 | 2.5 | 2.625 | V |
| Icc | Power Supply Current | No load, max. V _{CC} | | 40 | 60 | mA |
| R _{IN} | Input Resistance | | 45 | 50 | 55 | Ω |
| | $(IN-to-V_T, /IN-to-V_T)$ | | | | | |
| R _{DIFF_IN} | Differential Input Resistance (IN-to-/IN) | | 90 | 100 | 110 | Ω |
| V _{IH} | Input HIGH Voltage (IN, /IN) | | 1.2 | | V _{CC} | V |
| V _{IL} | Input LOW Voltage (IN, /IN) | | 0.2 | | V _{IH} -0.1 | V |
| V _{IN} | Input Voltage Swing (IN, /IN) | see Figure 3a, Note 6 | 0.1 | | 1.0 | V |
| V_{DIFF_IN} | Differential Input Voltage Swing (IN - /IN) | see Figure 3b | 0.2 | | | V |
| V_{IN_FSI} | Input Voltage Threshold that Triggers FSI | | | 30 | 100 | mV |
| V _{REF-AC} | AC Reference Voltage | $I_{VREF-AC} = \pm 0.5 \text{mA}$ | V _{CC} -1.3 | | V _{CC} -1.0 | V |
| V _{T_IN} | Voltage from Input to V _T | | | | 1.28 | V |

Notes:

- 1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
- 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- 3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. ψ_{JB} and θ_{JA} values are determined for a 4-layer board in still-air number, unless otherwise stated.
- Due to the limited drive capability, use for input of the same package only.
- 5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- 6. V_{IN} (max) is specified when V_T is floating.

LVDS Output DC Electrical Characteristics⁽⁷⁾

 V_{CC} = +2.5V ±5%, R_L = 100 Ω across the output pair; T_A = -40°C to +85°C, unless otherwise stated.

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|------------------|-----------------------------------------|---------------|-------|------|-------|-------|
| V _{OUT} | Output Voltage Swing (Q, /Q) | See Figure 3a | 250 | 325 | | mV |
| V_{DIFF_OUT} | Differential Output Voltage Swing Q-/Q | See Figure 3b | 500 | 650 | | mV |
| V _{OCM} | Output Common Mode Voltage (Q, /Q) | See Figure 5b | 1.125 | 1.20 | 1.275 | V |
| ΔV_{OCM} | Change in Common Mode Voltage (Q, /Q) | See Figure 5b | -50 | | 50 | mV |

LVTTL/CMOS DC Electrical Characteristics⁽⁷⁾

 V_{CC} = 2.5V ±5%; T_A = -40°C to + 85°C, unless otherwise stated.

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|-----------------|--------------------|-----------|------|-----|-----|-------|
| V _{IH} | Input HIGH Voltage | | 2.0 | | | V |
| V _{IL} | Input LOW Voltage | | | | 0.8 | V |
| I _{IH} | Input HIGH Current | | -125 | | 30 | μA |
| I _{IL} | Input LOW Current | | -300 | | | μA |

Notes

^{7.} The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

AC Electrical Characteristics⁽⁸⁾

 V_{CC} = +2.5V ±5%, R_L = 100 Ω across the output pair; Input $t_r/t_f \le 300$ ps, T_A = -40°C to +85°C, unless otherwise stated.

| Symbol | Parame | ter | Condition | | Min | Тур | Max | Units |
|---------------------------------|---------------------|-------------------------|-------------------------------|-------|-----|-----|-----|-------------------|
| f _{MAX} | Maximui | m Frequency | NRZ Data | | 3.2 | | | Gbps |
| | | | V _{OUT} > 200mV | Clock | 2.5 | 3 | | GHz |
| t _{PD} | Propaga | tion Delay IN-to-Q | V _{IN} : 100mV-200mV | | 190 | 330 | 470 | ps |
| | | | V _{IN} : > 200mV | | 150 | 280 | 420 | ps |
| | SEL-to-0 | Q | | | 150 | | 450 | ps |
| t _{Skew} | Input-to- | Input Skew | Note 9, 10 | | | 5 | 20 | ps |
| | Part-to-F | Part Skew | Note 11 | | | | 150 | ps |
| t _{Jitter} | Data | Random Jitter | Note 12 | | | | 1 | ps _{RMS} |
| | | Deterministic Jitter | Note 13 | | | | 10 | ps _{PP} |
| | Clock | Cycle-to-Cycle Jitter | Note 14 | | | | 1 | ps _{RMS} |
| | | Total Jitter | Note 15 | | | | 10 | ps _{PP} |
| t _r , t _f | Output F (20% to | Rise/Fall Times 80%) | At full output swing. | | 40 | 80 | 120 | ps |
| | Duty Cy | cle | Differential I/O | | 47 | | 53 | % |

Notes:

- High-frequency AC-parameters are guaranteed by design and characterization.
- Input-to-Input skew is the time difference between the two inputs and one output, under identical input transitions.
- 10. Input-to-Input Skew is included in IN-to-Q propagation delay.
- 11. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature, same transition edge, and no skew at the edges at the respective inputs.
- 12. Random jitter is measured with a K28.7 pattern, measured at \leq f_{MAX}.
- 13. Deterministic jitter is measured at 2.5Gbps with both K28.5 and 2²³–1 PRBS pattern.
- Cycle-to-cycle jitter definition: the variation period between adjacent cycles over a random sample of adjacent cycle pairs. t_{JITTER_CC} = T_n -T_{n+1}, where T is the time between rising edges of the output signal.
- 15. Total jitter definition: with an ideal clock input frequency of ≤ f_{MAX} (device), no more than one output edge in 10¹² output edges will deviate by more than the specified peak-to-peak jitter value.

Functional Description

Fail-Safe Input (FSI)

The input includes a special fail-safe circuit to sense the amplitude of the input signal and to latch the output when there is no input signal present, or when the amplitude of the input signal drops sufficiently below 100mV_{PK} (200mV_{PP}), typically 30mV_{PK}. Refer to Figure 1b.

Input Clock Failure Case

If the input clock fails to a floating, static, or extremely low signal swing such that the voltage swing across the input pair is significantly less than 100mV, FSI function will eliminate a metastable condition and latch the output to the last valid state. No ringing and no undetermined state will occur at the output under these conditions. The output recovers to normal operation once the input signal returns to a valid state with a typical swing greater than 30mV.

Note that the FSI function will not prevent duty cycle distortion in case of a slowly deteriorating (but still toggling) input signal. Due to the FSI function, the propagation delay will depend on rise and fall time of the input signal and on its amplitude. Refer to "Typical Operating Characteristics" for detailed information.

Timing Diagrams




Figure 1a. Propagation Delay




Figure 1b. Fail-Safe Feature




Figure 1c. SEL-to-Q Delay

Input Stage




Figure 2. Simplified Differential Input Buffer

Single-Ended and Differential Swings




Figure 3a. Single-Ended Swing







Figure 3b. Differential Swing


Typical Characteristics

 V_{CC} = 2.5V, GND = 0V, V_{IN} = 100mV, R_L = 100 Ω across the output pair, T_A = 25°C, unless otherwise stated.












Functional Characteristics

 V_{CC} = 2.5V, GND = 0V, V_{IN} = 325mV, R_L = 100 Ω across the output pair, T_A = 25°C, unless otherwise stated.










Functional Characteristics (continued)


 V_{CC} = 2.5V, GND = 0V, V_{IN} = 325mV, R_L = 100 Ω across the output pair, T_A = 25°C, unless otherwise stated.








Input Interface Applications









Figure 4a. CML Interface (DC-Coupled)

Option: May connect V_T to VCC

Figure 4b. CML Interface (AC-Coupled)

Figure 4c. LVPECL Interface (DC-Coupled)








Figure 4e. LVDS Interface

LVDS Output Interface Applications

LVDS specifies a small swing of 325mV typical, on a nominal 1.2V common mode above ground. The common mode voltage has tight limits to permit large variations in the ground between and LVDS driver and receiver. Also, change in common mode voltage, as a function of data input, is kept to a minimum, to keep EMI low.




Figure 5a. LVDS Differential Measurement





Figure 5b. LVDS Common Mode Measurement

Related Products and Support Documentation

| Part Number | Function | Data Sheet Link |
|---------------|---------------------------------------------------------------------------------|------------------------------------------------------------------------|
| SY58609U | 4.25Gbps Precision, CML 2:1 MUX with Internal Termination and Fail Safe Input | http://www.micrel.com/_PDF/HBW/sy58609u.pdf |
| SY58610U | 3.2Gbps Precision, LVPECL 2:1 MUX with Internal Termination and Fail Safe Input | http://www.micrel.com/_PDF/HBW/sy58610u.pdf |
| HBW Solutions | New Products and Termination Application Notes | http://www.micrel.com/page.do?page=/product-info/as/HBWsolutions.shtml |

Package Information



16-Pin (3mm x 3mm) MLF® (MLF-16)

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2007 Micrel, Incorporated.