

# STW20N90K5

## N-channel 900 V, 0.21 Ω typ., 20 A MDmesh™ K5 Power MOSFET in a TO-247 package

Datasheet - production data



Figure 1: Internal schematic diagram



### **Features**

Order code	VDS	R <sub>DS(on)</sub> max.	lь
STW20N90K5	900 V	0.25 Ω	20 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### Description

This very high voltage N-channel Power MOSFET is designed using MDmesh<sup>™</sup> K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

#### Table 1: Device summary

Order code	Marking	Package	Packing		
STW20N90K5	20N90K5	TO-247	Tube		

DocID029149 Rev 2

This is information on a product in full production.

### Contents

## Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-247 package information	9
5	Revisio	n history	11



## 1 Electrical ratings

 Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
Vgs	Gate-source voltage	±30	V	
I <sub>D</sub>	Drain current (continuous) at $T_c = 25$ °C	20	А	
ID	Drain current (continuous) at T <sub>c</sub> = 100 °C	13		
ID <sup>(1)</sup>	Drain current (pulsed)	80	А	
P <sub>TOT</sub>	Total dissipation at $T_C = 25 \ ^{\circ}C$	250 V		
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	4.5		
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/ns	
Tj	Operating junction temperature range	55 to 150	°C	
T <sub>stg</sub>	Storage temperature range	-55 to 150	C	

#### Notes:

<sup>(1)</sup>Pulse width limited by safe operating area

 $^{(2)}I_{SD} \leq$  20 A, di/dt  $\leq$  100 A/µs; V\_Ds peak  $\leq$  V\_(BR)DSS, V\_DD= 450 V  $^{(3)}V_{DS} \leq$  720 V

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj</sub> -case	Thermal resistance junction-case	0.5	°C/W
Rthj-amb	Thermal resistance junction-ambient	50	°C/W

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax}$ )	6.5	А
Eas	Single pulse avalanche energy (starting $T_j$ = 25 °C, $I_D$ = $I_{AR},$ $V_{DD}$ = 50 V)	500	mJ



## 2 Electrical characteristics

 $T_C = 25$  °C unless otherwise specified

Table 5: On/off-state							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS}$ = 0 V, $I_D$ = 1 mA	900			V	
		$V_{GS} = 0 V, V_{DS} = 900 V$			1	μA	
I <sub>DSS</sub>	I <sub>DSS</sub> Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 900 V$ $T_{C} = 125 °C^{(1)}$			50	μA	
lgss	Gate body leakage current	$V_{DS} = 0 V$ , $V_{GS} = \pm 20 V$			±10	μΑ	
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 100 \ \mu A$	3	4	5	V	
RDS(on)	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 10 \text{ A}$		0.21	0.25	Ω	

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1500	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	120	-	pF
Crss	Reverse transfer capacitance	V65 - V V	-	1	-	pF
C <sub>o(er)</sub> <sup>(1)</sup>	Equivalent capacitance energy related	V <sub>GS</sub> = 0 V. V <sub>DS</sub> = 0 to 720 V	-	78	-	pF
Co(tr) <sup>(2)</sup>	Equivalent capacitance time related	$V_{\rm GS} = 0.07, V_{\rm DS} = 0.10720.0$	-	220	-	pF
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}$ , $I_D = 0 \text{ A}$	-	3.7	-	Ω
Qg	Total gate charge	$V_{DD} = 720 \text{ V}, \text{ I}_{D} = 20 \text{ A}$	-	40	-	nC
Qgs	Gate-source charge	V <sub>GS</sub> = 10 V	-	14	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	17	-	nC

#### Table 6: Dynamic

#### Notes:

 $^{(1)}C_{o(er)}$  is a constant capacitance value that gives the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSs}$ .

 $^{(2)}C_{o(tr)}$  is a constant capacitance value that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSs}$ .

#### Electrical characteristics

	Table 7: Switching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 450 V, $I_D$ = 10 A,	-	20.2	-	ns		
tr	Rise time	$R_{G} = 4.7 \Omega$	-	13.5	-	ns		
td(off)	Turn-off delay time	V <sub>GS</sub> = 10 V (see <i>Figure 13: "Test circuit for</i>	-	64.7	-	ns		
t <sub>f</sub>	Fall time	resistive load switching times" and Figure 18: "Switching time waveform")	-	16	-	ns		

#### Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		20	А
Isdm <sup>(1)</sup>	Source-drain current (pulsed)		-		80	А
Vsd <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 20 A, V <sub>GS</sub> = 0 V	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 20 A, di/dt = 100 A/µs,	-	517		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V (see <i>Figure 15: "Test circuit for</i>	-	11.4		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	44		А
trr	Reverse recovery time	I <sub>SD</sub> = 20 A, di/dt = 100 A/µs,	-	674		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see <i>Figure 15: "Test circuit for</i>	-	14		μC
IRRM	Reverse recovery current	inductive load switching and diode recovery times")	-	41.6		А

#### Notes:

<sup>(1)</sup>Pulse width limited by safe operating area

 $^{(2)}\text{Pulsed:}$  pulse duration = 300  $\mu\text{s},$  duty cycle 1.5%

#### Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min	Тур	Max.	Unit
V(BR) GSO	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.











DocID029149 Rev 2



#### STW20N90K5

57

#### **Electrical characteristics**







DocID029149 Rev 2

### **3** Test circuits







57

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

### 4.1 TO-247 package information



DocID029149 Rev 2

#### Package information

Table 10: TO-247 package mechanical data

#### STW20N90K5

Dim.		mm			
Dim.	Min.	Тур.	Max.		
A	4.85		5.15		
A1	2.20		2.60		
b	1.0		1.40		
b1	2.0		2.40		
b2	3.0		3.40		
С	0.40		0.80		
D	19.85		20.15		
E	15.45		15.75		
е	5.30	5.45	5.60		
L	14.20		14.80		
L1	3.70		4.30		
L2		18.50			
ØP	3.55		3.65		
ØR	4.50		5.50		
S	5.30	5.50	5.70		



## 5 Revision history

Table 11: Document revision history

Date	Revision	Changes
19-May-2016	1	First release.
01-Dec-2016	2	Modified: title and R <sub>DS(on)</sub> value in cover page Modified: <i>Table 4: "Avalanche characteristics"Table 5: "On/off-state"</i> , <i>Table 6: "Dynamic"</i> , <i>Table 7: "Switching times"</i> and <i>Table 8: "Source- drain diode"</i> Added Section 2.1: "Electrical characteristics (curves)" Modified: Section 3: "Test circuits" Datasheet promoted from preliminary data to production data Minor text changes



#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

