

## N-channel 900 V, 1.90 Ω typ.,3 A MDmesh<sup>™</sup> K5 Power MOSFET in a TO-220 package

Datasheet - production data



Figure 1: Internal schematic diagram



### **Features**

Order code	VDS	R <sub>DS(on)</sub> max.	ID
STP4N90K5	900 V	2.10 Ω	3 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### Description

This very high voltage N-channel Power MOSFET is designed using MDmesh<sup>™</sup> K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STP4N90K5	4N90K5	TO-220	Tube

DocID029953 Rev 1

This is information on a product in full production.

### Contents

### Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220 package information	
5	Revisio	on history	12



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	± 30	V
I <sub>D</sub>	Drain current (continuous) at $T_C = 25 \ ^{\circ}C$	3	А
ID	Drain current (continuous) at Tc = 100 °C	1.9	А
ID <sup>(1)</sup>	Drain current (pulsed)	12	А
Ртот	Total dissipation at $T_C = 25 \ ^{\circ}C$	60	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	4.5	
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	55 to 150	°C
T <sub>stg</sub>	Storage temperature range	- 55 to 150	C

#### Notes:

<sup>(1)</sup>Pulse width limited by safe operating area

 $^{(2)}I_{SD} \leq 3$  A, di/dt  $\leq 100$  A/µs; V\_Ds peak < V(BR)DSS, V\_DD = 450 V.  $^{(3)}V_{DS} \leq 720$  V

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj</sub> -case	Thermal resistance junction-case	2.08	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5	°C/W

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
Iar	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax}$ )	1	А
Eas	Single pulse avalanche energy (starting $T_j = 25 \text{ °C}$ , $I_D = I_{AR}$ , $V_{DD} = 50 \text{ V}$ )	160	mJ



## 2 Electrical characteristics

 $T_C = 25$  °C unless otherwise specified

	Table 5: On/off-state						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS}$ = 0 V, $I_D$ = 1 mA	900			V	
		$V_{GS} = 0 V, V_{DS} = 900 V$			1	μA	
IDSS	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 900 V$ T <sub>c</sub> = 125 °C <sup>(1)</sup>			50	μA	
I <sub>GSS</sub>	Gate body leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = ±20 V			±10	μA	
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DD} = V_{GS}$ , $I_D = 100 \ \mu A$	3	4	5	V	
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS}$ = 10 V, I <sub>D</sub> = 1.5 A		1.90	2.10	Ω	

#### Table 5: On/off-state

#### Notes:

<sup>(1)</sup> Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	173	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	17.9	-	pF
Crss	Reverse transfer capacitance	V63 – V V	-	1	-	pF
Co(tr) <sup>(1)</sup>	Equivalent capacitance time related	V <sub>DS</sub> = 0 to 720 V,	-	29	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	V <sub>GS</sub> = 0 V	-	11	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	15.5	-	Ω
Qg	Total gate charge	$V_{DD} = 720 \text{ V}, \text{ I}_{D} = 3 \text{ A}$	-	5.3	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	1.45	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	2.8	-	nC

#### Table 6: Dynamic

#### Notes:

 $^{(1)}$  Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{\text{oss}}$  when  $V_{\text{DS}}$  increases from 0 to 80%  $V_{\text{DSS}}$ .

 $^{(2)}$  Energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{\text{oss}}$  when  $V_{\text{DS}}$  increases from 0 to 80%  $V_{\text{DSS}}$ .



#### Electrical characteristics

	Table 7: Switching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 450 V, $I_D$ = 1.50 A,	-	10.5	-	ns		
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	-	11.8	-	ns		
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 14: "Test circuit for resistive load switching times"	-	26.4	-	ns		
tr	Fall time	and Figure 19: "Switching times" waveform")	-	25.5	-	ns		

#### Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		3	А
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		12	А
Vsd <sup>(2)</sup>	Forward on voltage	$I_{SD} = 3 \text{ A}, \text{ V}_{GS} = 0 \text{ V}$	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 3 A, di/dt = 100 A/µs,V <sub>DD</sub> =	-	289		ns
Qrr	Reverrse recovery charge	60 V (see Figure 16: "Test circuit for	-	1.56		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	10.8		А
trr	Reverse recovery time	I <sub>SD</sub> = 3 A, di/dt = 100 A/µs V <sub>DD</sub> =	-	494		ns
Qrr	Reverse recovery charge	60 V, T <sub>j</sub> = 150 °C (see <i>Figure 16: "Test circuit for</i>	-	2.45		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	9.9		А

#### Notes:

<sup>(1)</sup>Pulse width limited by safe operating area

 $^{(2)}$ Pulsed: pulse duration = 300  $\mu s,$  duty cycle 1.5%

#### Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)</sub> GSO	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.







DocID029953 Rev 1



57

#### **Electrical characteristics**







DocID029953 Rev 1

### 3 Test circuits









### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.











#### Package information

(5			Package information
	Table 10: TO-220 ty	pe A mechanical data	
Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10.00		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øP	3.75		3.85
Q	2.65		2.95



## 5 Revision history

Table 11: Document revision history

Date	Revision	Changes
02-Nov-2016	1	First release.



#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

