


Dual DC-DC converter for powering AMOLED displays

Datasheet - production data



- Fast discharge outputs of the circuits after shutdown
- Package DFN12L (3 x 3) 0.6 mm height

Applications

- Active matrix AMOLED power supply
- Cellular phones
- Camcorders and digital still cameras
- Multimedia players

Features

- Step-up and inverter converters
- Operating input voltage range from 2.3 V to 4.5 V
- Synchronous rectification for both DC-DC converters
- 200 mA output current
- 4.6 V fixed positive output voltages
- Programmable negative voltage by S_{WIRE} from -2.4 V to -5.4 V
- Typical efficiency: 85%
- Pulse skipping mode in light load condition
- 1.5 MHz PWM mode control switching frequency
- Enable pin for shutdown mode
- Low quiescent current: < 1 μ A in shutdown mode
- Soft-start with inrush current protection
- Overtemperature protection
- Temperature range: -40 °C to 85 °C
- True-shutdown mode

Description

The STOD03A is a dual DC-DC converter for AMOLED display panels. It integrates a step-up and an inverting DC-DC converter making it particularly suitable for battery operated products, in which the major concern is overall system efficiency. It works in pulse skipping mode during low load conditions and PWM-MODE at 1.5 MHz frequency for medium/high load conditions. The high frequency allows the value and size of external components to be reduced. The Enable pin allows the device to be turned off, therefore reducing the current consumption to less than 1 μ A. The negative output voltage can be programmed by an MCU through a dedicated pin which implements single-wire protocol. Soft-start with controlled inrush current limit and thermal shutdown are integrated functions of the device.

Table 1. Device summary

Order code	Positive voltage	Negative voltage	Package	Packaging
STOD03ATPUR	4.6V	-2.4V to -5.4V	DFN12L (3 x 3mm)	3000 parts per reel

Contents

1	Schematic	3
2	Pin configuration	5
3	Maximum ratings	6
4	Electrical characteristics	7
5	Typical performance characteristics	10
6	Detailed description	12
6.1	S _{WIRE}	12
6.1.1	S _{WIRE} features and benefits	12
6.1.2	S _{WIRE} protocol	12
6.1.3	S _{WIRE} basic operations	12
6.2	Negative output voltage levels	13
7	Application information	14
7.1	External passive components	14
7.1.1	Inductor selection	14
7.1.2	Input and output capacitor selection	14
7.2	Recommended PCB layout	15
7.3	General description	16
7.3.1	Multiple operation modes	16
7.3.2	Enable pin	16
7.3.3	Soft-start and inrush current limiting	17
7.3.4	Undervoltage lockout	17
7.3.5	Overtemperature protection	17
7.3.6	Fast discharge	17
8	Package mechanical data	18
9	Revision history	21

1 Schematic

Figure 1. Application schematic




Table 2. Typical external components

Component	Manufacturer	Part number	Value	Size
L ₁	ABCO	LPF2807T-4R7M	4.7μH	2.8 x 2.8 x 0.7mm
L ₂ ⁽¹⁾	ABCO	LPF3509T-4R7M	4.7μH	3.5 x 3.5 x 1.0mm
	TDK	VLF4014AT-4R7M1R1	4.7μH	3.7 x 3.5 x 1.4mm
C _{IN}	Murata	GRM21BR61E475KA12	4.7μF	0805
C _{MID}	Murata	GRM21BR61E475KA12	4.7μF	0805
C _{O2}	Murata	GRM21BR61E475KA12	4.7μF	0805
C _{REF}	Murata	GRM155R60J105KE19	1μF	0402

1. From - 5.0 V to -5.4 V, 200 mA load can be provided with inductor saturation current as a minimum of 1 A.

Note: All the above components refer to the typical application performance characteristics. Operation of the device is not limited to the choice of these external components. Inductor values ranging from 2.2 μH to 6.8 μH can be used together with the STOD03A. See [Section 7.1.1](#) for peak inductor current calculation.

The schematic diagram illustrates a two-channel programmable gain amplifier (PGA) with a programmable gain of 1 to 1024. The circuit is powered by V_{INP} , V_{INA} , EN , S_{WIRE} , V_{REF} , $AGND$, and $PGND$. The input signal V_{INP} is connected to the V_{INP} input of the first channel. The V_{INA} input is connected to the V_{INA} input of the second channel. The EN (enable) signal is connected to the EN input of the first channel. The S_{WIRE} (sense wire) signal is connected to the S_{WIRE} input of the first channel. The V_{REF} (reference voltage) is connected to the V_{REF} input of the first channel. The $AGND$ (analog ground) and $PGND$ (power ground) are connected to the $AGND$ and $PGND$ inputs of the first channel. The circuit includes a RING KILLER, LOGIC CONTROL, and OSC (oscillator) blocks. The first channel consists of a DMD (Digital-to-Memory Divider) block, a STEP-UP CONTROL block, and an INVERTING CONTROL block. The second channel consists of a DMD block, a STEP-UP CONTROL block, and an INVERTING CONTROL block. The output of the first channel is V_{O2} . The output of the second channel is V_{O2} . The circuit also includes a FAST DISCHARGE block and a FAST DISCHARGE switch for each channel. The feedback network for each channel includes a resistor divider and a fast discharge switch. The circuit is designed to provide a programmable gain of 1 to 1024.

2 Pin configuration

Figure 3. Pin configuration (top view)




Table 3. Pin description

Pin name	Pin number	Description
L_{X1}	1	Switching node of the step-up converter
PGND	2	Power ground pin
V_{MID}	3	Step-up converter output voltage (4.6V)
NC	4	Not internally connected
AGND	5	Signal ground pin. This pin must be connected to the power ground pin
V_{REF}	6	Voltage reference output. 1 μ F bypass capacitor must be connected between this pin and AGND
S_{WIRE}	7	Negative voltage setting pin. Uses S_{WIRE} protocol, see details in Section 6.1.2
EN	8	Enable control pin. ON= V_{INA} . When pulled low it puts the device in shutdown mode
V_{O2}	9	Inverting converter output voltage (Default -4.9V).
L_{X2}	10	Switching node of the inverting converter
$V_{IN A}$	11	Analogic input supply voltage
$V_{IN P}$	12	Power input supply voltage
	Exposed pad	Internally connected to AGND. Exposed pad must be connected to AGND and PGND in the PCB layout in order to guarantee proper operation of the device

3 Maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{INA}, V_{INP}	DC supply voltage	-0.3 to 6	V
EN, S_{WIRE}	Logic input pins	-0.3 to 4.6	V
IL_{X2}	Inverting converter switching current	Internally limited	A
L_{X2}	Inverting converter switching node voltage	-10 to $V_{INP}+0.3$	V
V_{O2}	Inverting converter output voltage	-10 to AGND+0.3	V
V_{MID}	Step-up converter and output voltage	-0.3 to 6	V
L_{X1}	Step-up converter switching node voltage	-0.3 to $V_{MID}+0.3$	V
IL_{X1}	Step-up converter switching current	Internally limited	A
V_{REF}	Reference voltage	-0.3 to 3	V
P_D	Power dissipation	Internally limited	mW
T_{STG}	Storage temperature range	-65 to 150	°C
T_J	Maximum junction temperature	150	°C
ESD	ESD protection HBM	2	kV

Note: Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 5. Thermal data

Symbol	Parameter	Value	Unit
R_{thJA}	Thermal resistance junction-ambient referred to the FR-4 PCB	48.8	°C/W
R_{thJC}	Thermal resistance junction-case	2.6	°C/W

4 Electrical characteristics

$T_J = 25\text{ }^{\circ}\text{C}$, $V_{INA} = V_{INP} = 3.7\text{ V}$, $I_{MID,O2} = 30\text{ mA}$, $C_{IN} = 4.7\text{ }\mu\text{F}$, $C_{MID,O2} = 4.7\text{ }\mu\text{F}$, $C_{REF} = 1\text{ }\mu\text{F}$, $L1 = 4.7\text{ }\mu\text{H}$, $L2 = 4.7\text{ }\mu\text{H}$, $V_{EN} = V_{INA} = V_{INP}$, $V_{MID} = 4.6\text{ V}$, $V_{O2} = -4.9\text{ V}$ unless otherwise specified.

Table 6. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
General Section						
V_{INA}, V_{INP}	Supply input voltage		2.3		4.5	V
UVLO_H	Undervoltage lockout HIGH	V_{INA} rising		2.22	2.25	V
UVLO_L	Undervoltage lockout LOW	V_{INA} falling	1.9	2.18		V
I_{V_I}	Input current	No load condition (sum of V_{INA} and V_{INP})		1.3	1.7	mA
I_{Q_SH}	Shutdown current	$V_{EN}=\text{GND}$ (sum of V_{INA} and V_{INP}); $T_J=-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$;			1	μA
$V_{EN\ H}$	Enable high threshold	$V_{INA}=2.3\text{V}$ to 4.5V , $T_J=-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$;	1.2			V
$V_{EN\ L}$	Enable low threshold				0.4	
I_{EN}	Enable input current	$V_{EN}=V_{INA}=4.5\text{V}$; $T_J=-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$;			1	μA
f_S	Switching frequency	PWM mode	1.2	1.5	1.7	MHz
$D1_{MAX}$	Step-up maximum duty cycle	No load		87		%
$D2_{MAX}$	Inverting maximum duty cycle	No load		87		%
n	Total system efficiency	$I_{MID,O2}=10$ to 30mA , $V_{MID}=4.6\text{V}$, $V_{O2}=-4.9\text{V}$		80		%
		$I_{MID,O2}=30$ to 150mA , $V_{MID}=4.6\text{V}$, $V_{O2}=-4.9\text{V}$		85		%
V_{REF}	Voltage reference	$I_{REF}=10\mu\text{A}$	1.208	1.220	1.232	V
I_{REF}	Voltage reference current capability	At 98.5% of no load reference voltage	100			μA
Step-up converter section						
V_{MID}	Positive voltage total variation	$V_{INA}=V_{INP}=2.5\text{V}$ to 4.5V ; $I_{MID}=5\text{mA}$ to 150mA , I_{O2} no load, $T_J=-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	4.55	4.6	4.65	V
	Temperature accuracy	$V_{INA}=V_{INP}=3.7\text{V}$; $I_{MID}=5\text{mA}$; I_{O2} no load; $T_J=-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$		± 0.5		%
$\Delta V_{MID\ LT}$	Line transient	$V_{INA,P}=3.5\text{V}$ to 3.0V , $I_{MID}=100\text{mA}$; $T_R=T_F=50\mu\text{s}$		-12		mV

Table 6. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
ΔV_{MIDT}	Load transient regulation	$I_{MID}=3$ to 30mA and $I_{MID}=30$ to 3mA, $T_R=T_F=30\mu s$		± 20		mV
		$I_{MID}=10$ to 100mA and $I_{MID}=100$ to 10mA, $T_R=T_F=30\mu s$		± 25		mV
V_{MID-PP}	TDMA noise line transient regulation	$I_{MID}=5$ to 100mA; $V_{INA,P}=2.9V$ to 3.4V; $F=200Hz$; $T_R=T_F=50\mu s$; I_{O2} no load		± 20		mV
$I_{MID\ MAX}$	Max. step-up load current	$V_{INA,P}=2.9V$ to 4.5V	-200			mA
$I-L_{1MAX}$	Step-up inductor peak current	V_{MID} 10% below nominal value	0.9		1.1	A
R_{DSONP1}				1.0	2.0	W
R_{DSONN1}				0.4	1.0	W
Inverting converter section						
V_{O2}	Output negative voltage range	31 different values set by the S_{WIRE} pin (see Section 6.1.2)	-5.4		-2.4	V
	Output negative voltage total variation on default value	$V_{INA}=V_{INP}=2.5V$ to 4.5V; $T_J=-40^{\circ}C$ to $+85^{\circ}C$; $I_{O2}=5mA$ to 150mA, I_{MID} no load	-4.97	-4.9	-4.83	V
	Temperature accuracy	$V_{INA}=V_{INP}=3.7V$; $T_J=-40^{\circ}C$ to $+85^{\circ}C$; $I_{O2}=5mA$, I_{MID} no load		± 0.5		%
$\Delta V_{O2\ LT}$	Line transient	$V_{INA,P}=3.5V$ to 3.0V, $I_{O2}=100mA$, $T_R=T_F=50\mu s$		+12		mV
ΔV_{O2T}	Load transient regulation	$I_{O2}=3$ to 30mA and $I_{O2}=30$ to 3mA, $T_R=T_F=100\mu s$		± 20		mV
	Load transient regulation	$I_{O2}=10$ to 100mA and $I_{O2}=100$ to 10mA, $T_R=T_F=100\mu s$		± 25		mV
V_{O2-PP}	TDMA noise line transient regulation	$I_{O2}=5$ to 100mA; $V_{INA,P}=2.9V$ to 3.4V; $F=200Hz$; $T_R=T_F=50\mu s$; I_{MID} no load		± 25		mV
I_{O2}	Maximum inverting output current	$V_{INA,P}=2.9V$ to 4.5V	-200			mA
$I-L_{2MAX}$	Inverting peak current	V_{O2} below 10% of nominal value	-1.2		-0.9	A
R_{DSONP2}				0.42		W
R_{DSONN2}				0.43		W
Thermal shutdown						
OTP	Overtemperature protection			140		$^{\circ}C$

Table 6. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
OTP _{HYST}	Overtemperature protection hysteresis			15		°C
Discharge resistor						
R _{DIS}	Resistor value			400		W
T _{DIS}	Discharge time	No load, V _{MID} -V _{O2} at 10% of nominal value		8		ms

5 Typical performance characteristics

$V_{O2} = -4.9\text{ V}$; $T_A = 25\text{ }^{\circ}\text{C}$; See [Table 1](#) for external components used in the tests below.

Figure 4. Efficiency vs. input voltage




Figure 5. Efficiency vs. output current




Figure 6. Quiescent current vs. V_{IN} no load




Figure 7. Max power output vs. V_{IN}




Figure 8. Fast discharge $V_{IN} = 3.7\text{ V}$, no load




Figure 9. Startup and inrush $V_{IN} = 3.7\text{ V}$, no load




Figure 10. Step-up CCM operation




Figure 11. Inverting CCM operation




Figure 12. Line transient





Figure 13. Output voltage vs. input voltage
 $I_{MID,O2} = 200\text{ mA}$, $V_{O2} = -4.9\text{ V}$



6 Detailed description

6.1 **S_{WIRE}**

- Protocol: to digitally communicate over a single cable with single-wire components
- Single-wire's 3 components:
 1. An external MCU
 2. Wiring and associated connectors
 3. STOD13AS device with a dedicated single-wire pin.

6.1.1 **S_{WIRE} features and benefits**

- Fully digital signal
- No handshake needed
- Protection against glitches and spikes through an internal low pass filter acting on falling edges
- Uses a single wire (plus analog ground) to accomplish both communication and power control transmission
- Simplify design with an interface protocol that supplies control and signaling over a single-wire connection to set the output voltages.

6.1.2 **S_{WIRE} protocol**

- Single-wire protocol uses conventional CMOS/TTL logic levels (maximum 0.6 V for logic “zero” and a minimum 1.2 V for logic “one”) with operation specified over a supply voltage range of 2.5 V to 4.5 V
- Both master (MCU) and slave (STOD13AS) are configured to permit bit sequential data to flow only in one direction at a time; master initiates and controls the device
- Data is bit-sequential with a START bit and a STOP bit
- Signal is transferred in real time
- System clock is not required; each single-wire pulse is self-clocked by the oscillator integrated in the master and is asserted valid within a frequency range of 250 kHz (maximum).

6.1.3 **S_{WIRE} basic operations**

- The negative output voltage levels are selectable within a wide range (steps of 100 mV)
- The device can be enabled / disabled via S_{WIRE} in combination with the Enable pin.

6.2 Negative output voltage levels

Table 7. Negative output voltage levels

Pulse	V _{O2}	Pulse	V _{O2}	Pulse	V _{O2}
1	-5.4	11	-4.4	21	-3.4
2	-5.3	12	-4.3	22	-3.3
3	-5.2	13	-4.2	23	-3.2
4	-5.1	14	-4.1	24	-3.1
5	-5.0	15	-4.0	25	-3.0
6 ⁽¹⁾	-4.9	16	-3.9	26	-2.9
7	-4.8	17	-3.8	27	-2.8
8	-4.7	18	-3.7	28	-2.7
9	-4.6	19	-3.6	29	-2.6
10	-4.5	20	-3.5	30	-2.5
				31	-2.4

1. Default output voltage.

Table 8. EN and S_{WIRE} operation table ⁽¹⁾

Enable	S _{WIRE}	Action
Low	Low	Device off
Low	High	Negative output set by S _{WIRE}
High	Low	Default negative output voltage
High	High	Default negative output voltage

1. The Enable pin must be set to AGND while using the S_{WIRE} function.

7 Application information

7.1 External passive components

7.1.1 Inductor selection

The inductor is the key passive component for switching converters.

For the step-up converter an inductance between 4.7 μH and 6.8 μH is recommended.

For the inverting stage the suggested inductance ranges from 2.2 μH to 4.7 μH .

It is very important to select the right inductor according to the maximum current the inductor can handle to avoid saturation. The step-up and the inverting peak current can be calculated as follows:

Equation 1

$$I_{\text{PEAK-BOOST}} = \frac{V_{\text{MID}} \times I_{\text{OUT}}}{\eta_1 \times V_{\text{IN}_{\text{MIN}}}} + \frac{V_{\text{IN}_{\text{MIN}}} \times (V_{\text{MID}} - V_{\text{IN}_{\text{MIN}}})}{2 \times V_{\text{MID}} \times f_s \times L_1}$$

Equation 2

$$I_{\text{PEAK-INVERTING}} = \frac{(V_{\text{IN}_{\text{MIN}}} - V_{\text{O2}_{\text{MIN}}}) \times I_{\text{OUT}}}{\eta_2 \times V_{\text{IN}_{\text{MIN}}}} + \frac{V_{\text{IN}_{\text{MIN}}} \times V_{\text{O2}_{\text{MIN}}}}{2 \times (V_{\text{O2}_{\text{MIN}}} - V_{\text{IN}_{\text{MIN}}}) \times f_s \times L_2}$$

where

V_{MID} : step-up output voltage, fixed at 4.6 V;

V_{O2} : inverting output voltage including sign (minimum value is the absolute maximum value);

I_{O} : output current for both DC-DC converters;

V_{IN} : input voltage for the STOD03A;

f_s : switching frequency. Use the minimum value of 1.2 MHz for the worst case;

η_1 : efficiency of step-up converter. Typical value is 0.85;

η_2 : efficiency of inverting converter. Typical value is 0.75.

The negative output voltage can be set via S_{WIRE} at - 5.4 V. Accordingly, the inductor peak current, at the maximum load condition, increases. A proper inductor, with a saturation current as a minimum of 1 A, is preferred.

7.1.2 Input and output capacitor selection

It is recommended to use ceramic capacitors with low ESR as input and output capacitors in order to filter any disturbance present in the input line and to obtain stable operation for the two switching converters. A minimum real capacitance value of 2 μF must be guaranteed for C_{MID} and C_{O2} in all conditions. Considering tolerance, temperature variation, and DC polarization, a 4.7 μF 10 V capacitor can be used to achieve the required 2 μF .

7.2 Recommended PCB layout

The STOD03A is a high frequency power switching device and therefore requires a proper PCB layout in order to obtain the necessary stability and optimize line/load regulation and output voltage ripple.

Analog input (V_{INA}) and power input (V_{INP}) must be kept separated and connected together at the C_{IN} pad only. The input capacitor must be as close as possible to the IC.

In order to minimize ground noise, a common ground node for power ground and a different one for analog ground must be used. In the recommended layout, the AGND node is placed close to C_{REF} ground while the PGND node is centered at C_{IN} ground. They are connected by a separated layer routing on the bottom through vias.

The exposed pad is connected to AGND through vias.

Detailed description

Figure 14. Top layer and top silkscreen top





Figure 15. Bottom layer and silkscreen top



7.3 General description

The STOD03A is a high efficiency dual DC-DC converter which integrates a step-up and inverting power stages suitable for supplying AMOLED panels. Thanks to the high level of integration it needs only 6 external components to operate and it achieves very high efficiency using a synchronous rectification technique for each of the two DC-DC converters.

The controller uses an average current mode technique in order to obtain good stability and precise voltage regulation in all possible conditions of input voltage, output voltage, and output current. In addition, the peak inductor current is monitored in order to avoid saturation of the coils.

The STOD03A implements a power saving technique in order to maintain high efficiency at very light load and it switches to PWM operation as the load increases, in order to guarantee the best dynamic performance and low noise operation.

The STOD03A avoids battery leakage thanks to the true-shutdown feature and it is self protected from overtemperature. Undervoltage lockout and soft-start guarantee proper operation during startup.

7.3.1 Multiple operation modes

Both the step-up and the inverting stage of the STOD03A operate in three different modes: pulse skipping mode (PS), discontinuous conduction mode (DCM), and continuous conduction mode (CCM). It switches automatically between the three modes according to input voltage, output current, and output voltage conditions.

Pulse skipping operation:

The STOD03A works in pulse skipping mode when the load current is below some tens of mA. The load current level at which this way of operating occurs depends on input voltage only for the step-up converter and on input voltage and negative output voltage (V_{O2}) for the inverting converter.

Discontinuous conduction mode:

When the load increases above some tens of mA, the STOD03A enters DCM operation. In order to obtain this type of operation the controller must avoid the inductor current going negative. The discontinuous mode detector (DMD) blocks sense the voltage across the synchronous rectifiers (P1B for the step-up and N2 for the inverting) and turn off the switches when the voltage crosses a defined threshold which, in turn, represents a certain current in the inductor. This current can vary according to the slope of the inductor current which depends on input voltage, inductance value, and output voltage.

Continuous conduction mode:

At medium/high output loads, the STOD03A enters full CCM at constant switching frequency mode for each of the two DC-DC converters.

7.3.2 Enable pin

The device operates when the EN pin is set high. If the EN pin is set low, the device stops switching, and all the internal blocks are turned off. In this condition the current drawn from V_{INP}/V_{INA} is below 1 μ A in the whole temperature range. In addition, the internal switches

are in an OFF state so the load is electrically disconnected from the input, this avoids unwanted current leakage from the input to the load.

When the EN is pulled high, the P1B switch is turned on for 100 μ s. In normal operation, during this time, apart from a small drop due to parasitic resistance, V_{MID} reaches V_{IN} . If, after this 100 μ s, V_{MID} stays below V_{IN} , the P1B is turned off and stays off until a new pulse is applied to the EN. This mechanism avoids STOD03A starting if a short-circuit is present on V_{MID} .

7.3.3 Soft-start and inrush current limiting

After the EN pin is pulled high, or after a suitable voltage is applied to V_{INP} , V_{INA} , and EN, the device initiates the startup phase.

As a first step, the C_{MID} capacitor is charged and the P1B switch implements a current limiting technique in order to keep the charge current below 400 mA. This avoids the battery overloading during startup.

After V_{MID} reaches V_{INP} voltage level, the P1B switch is fully turned on and the soft-start procedure for the step-up is started. After about 2 ms the soft-start for the inverting is started. The positive and negative voltage is under regulation by around 6 ms after the EN pin is asserted high.

7.3.4 Undervoltage lockout

The undervoltage lockout function avoids improper operation of STOD03A when the input voltage is not high enough. When the input voltage is below the UVLO threshold the device is in shutdown mode. The hysteresis of 50 mV avoids unstable operation when the input voltage is close to the UVLO threshold.

7.3.5 Overtemperature protection

An internal temperature sensor continuously monitors the IC junction temperature. If the IC temperature exceeds 140 $^{\circ}$ C, typical, the device stops operating. As soon as the temperature falls below 125 $^{\circ}$ C, typical, normal operation is restored.

7.3.6 Fast discharge

When ENABLE turns from high to low level, the device goes into shutdown mode and LX1 and LX2 stop switching. Then, the discharge switch between V_{MID} and V_{IN} and the switch between V_{O2} and GND turn on and discharge the positive output voltage and negative output voltage. When the output voltages are discharged to 0 V, the switches turn off and the outputs are high impedance.

8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

Table 9. DFN 12L 3X3 mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	0.51	0.55	0.60
A1	0	0.02	0.05
A3		0.20	
b	0.18	0.25	0.30
D	2.85	3	3.15
D2	1.87	2.02	2.12
E	2.85	3	3.15
E2	1.06	1.21	1.31
e		0.45	
L	0.30	0.40	0.50

Figure 16.DFN 12L 3X3 drawing





Figure 17. DFN 12L 3X3 footprint (a)



a. All dimensions are in millimeters

9 Revision history

Table 10. Document revision history

Date	Revision	Changes
08-Sep-2010	1	Initial release.
06-Dec-2011	2	Updated Section 6 on page 12 .
19-Jun-2013	3	Updated Table 4: Absolute maximum ratings on page 6 , Table 5: Thermal data on page 6 , Table 7: Negative output voltage levels on page 13 and Section 8: Package mechanical data .

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com