

# STNS01

# Li-Ion linear battery charger with LDO

Datasheet - production data



## Features

- Charges single-cell Li-Ion batteries with CC-CV algorithm and charge termination
- Charge current programmable up to 200 mA
- 1% accuracy on floating voltage (4.2 V)
- Integrated 3.1 V LDO regulator
- Automatic power path management
- Battery overcharge protection
- Battery overdischarge protection
- Battery overcurrent protection
- Charging timeout
- Very low battery leakage in overdischarge/shutdown mode
- Low quiescent current
- Charge/fault status output
- Charger enable input
- Available in a 12-lead (3 x 3 mm<sup>2</sup>) DFN package

## Applications

- Portable MP3 players
- Portable low-power devices
- Fitness portable devices

## Description

The STNS01 is a linear charger for single-cell Lilon batteries integrating an LDO regulator and several battery protection functions.

The device uses a CC/CV algorithm to charge the battery. The fast-charge current can be programmed using an external resistor. Pre-charge current and termination current are scaled accordingly. The floating voltage value is 4.2 V.

The input supply voltage is normally used to charge the battery and provide power to the LDO regulator. When a valid input voltage is not present and the battery is not empty, the device automatically switches to battery power.

The STNS01 integrates overcharge, overdischarge and overcurrent protection circuitry to prevent the battery from being damaged under fault conditions. It also features a charger enable input to stop the charging process when battery overtemperature is detected by external circuitry.

When the shutdown mode is activated, the battery power consumption is reduced to less than 500 nA to maximize battery life during shelf time or shipping. The device is available in a  $3 \times 3 \text{ mm}^2$  12-lead DFN package.

#### Table 1. Device summary

Order code	Package	Packaging	
STNS01PUR	DFN12L (3 x 3 mm²)	3000 parts per reel	

DocID024654 Rev 2

This is information on a product in full production.

1/29

# Contents

1	Schei	Schematic					
2	Block	Block diagram					
3	Pin co	onfiguration					
4	Maxir	num ratings					
5	Electi	rical characteristics7					
6	Туріс	al performance characteristics (curves)					
7	Funct	ional pin description 12					
8	Opera	ation description					
	8.1	Power-on					
	8.2	Battery charger					
	8.3	Battery temperature monitoring 19					
	8.4	Battery overcharge protection					
	8.5	Battery overdischarge protection					
	8.6	Battery discharge overcurrent protection					
	8.7	Input overcurrent protection					
	8.8	SYS and LDO short-circuit protection					
	8.9	IN overvoltage protection 21					
	8.10	Shutdown mode					
	8.11	Thermal shutdown					
	8.12	Reverse current protection					
9	Packa	age mechanical data 23					
10	Revis	ion history					



# 1 Schematic



Figure 1. Application schematic

Table 2. List of external components

Component	Manufacturer	Part number / Description	Value	Size
C <sub>IN</sub>	Murata	GRM188R71A225KE15D	2.2 μF	0603
C <sub>SYS</sub>	Murata	GRM188R71A225KE15D	2.2 μF	0603
C <sub>LDO</sub>	Murata	GRM188R71A225KE15D	2.2 μF	0603
C <sub>BAT</sub>	Murata	GRM188R61A475KE15D	4.7 μF	0603
R <sub>ISET</sub>	Any	Resistor	1 kΩ – 13 kΩ	0603
R <sub>CHG</sub>	Any	Resistor	600 Ω	0603
R <sub>DIV1</sub> , R <sub>DIV2</sub>	Any	Depending on the BATMS status		0603
D1	Any	Diode Led		0603



# 2 Block diagram





# 3 Pin configuration



Table	3. Pin	description	
10010	<b>V</b> ····	accomption	

Pin name	Pin number	Description
IN	1	Input supply voltage. Bypass this pin to ground with a 2.2 $\mu$ F capacitor
SYS	2	System output. Bypass this pin to ground with a 2.2 $\mu F$ ceramic capacitor
LDO	3	3.1 V LDO output. Bypass this pin to ground with a 1 $\mu$ F ceramic capacitor
SD	4	Shutdown. Active high. 500 k $\Omega$ internal pull-down
CHG	5	Charging/Fault flag. Active low
CEN	6	Charger enable pin. Active high. 500 k $\Omega$ internal pull-up (to LDO)
GND	7	Ground
NTC	8	Battery temperature monitor pin
ISET	9	Fast-charge programming resistor
BATMS	10	Battery voltage measurement pin
BATSNS	11	Battery voltage sensing. Connect as close as possible to the battery's positive terminal
BAT	12	Battery - positive terminal. Bypass this pin to GND with a 4.7 $\mu$ F ceramic capacitor
Exposed pad	-	Connect to GND



# 4 Maximum ratings

Symbol	Parameter	Test conditions	Value	Unit
		DC voltage	-0.3 to +10.0	V
V <sub>IN</sub>	Input supply voltage pin	Non repetitive, 60s pulse length	-0.3 to +16.0	v
V <sub>LDO</sub>	LDO output pin voltage	DC voltage	-0.3 to +4.0	V
V <sub>SYS</sub>	SYS pin voltage	DC voltage	-0.3 to +6.5	V
V <sub>CHG</sub>	CHG pin voltage	DC voltage	-0.3 to +6.5	V
V <sub>LGC</sub>	Voltage on logic pins (CEN, SD)	DC voltage	-0.3 to +4.0	V
V <sub>ISET</sub>	Voltage on ISET pin	DC voltage	-0.3 to +2	V
V <sub>NTC</sub>	Voltage on NTC pin	DC voltage	-0.3 to 3.1	V
V <sub>BAT</sub> , V <sub>BATSNS</sub>	Voltage on BAT and BATSNS pins	DC voltage	-0.3 to +5.5	V
V <sub>BATMS</sub>	Voltage on BATMS pin	DC voltage	-0.3 to V <sub>BAT</sub> +0.3	V
ESD	Human Body Model	JS-001-2010	±2000	V
T <sub>AMB</sub>	Operating ambient temperature		-40 to +85	°C
Т <sub>Ј</sub>	Maximum junction temperature		+125	°C
T <sub>STG</sub>	Storage temperature		-65 to +150	°C

#### Table 4. Absolute maximum ratings

Note: Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

#### Table 5. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thJA</sub>	Thermal resistance junction-ambient	49	°C/W
R <sub>thJC</sub>	Thermal resistance junction-case	4.2	°C/W



# 5 Electrical characteristics

The values given in the following table are valid for - 40 °C < T<sub>J</sub> < + 85 °C, V<sub>IN</sub> = 5 V, V<sub>BAT</sub> = 3.6 V, C<sub>LDO</sub> = 1  $\mu$ F, C<sub>BATT</sub> = 4.7  $\mu$ F, C<sub>IN</sub> = C<sub>SYS</sub> = 2.2  $\mu$ F, R<sub>ISET</sub> = 1 k $\Omega$ , SD = Low, CEN = High, unless otherwise specified.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>IN</sub>	Operating input voltage		4.55		5.4	V
V <sub>INOVP</sub>	Input overvoltage protection	V <sub>IN</sub> rising	5.6	5.9	6.2	V
V <sub>INOVPH</sub>	Input overvoltage protection hysteresis	V <sub>IN</sub> falling		200		mV
V <sub>UVLO</sub>	Undervoltage lockout	V <sub>IN</sub> falling	3.95	4.18	4.35	V
V <sub>UVLOH</sub>	Undervoltage lockout hysteresis	V <sub>IN</sub> rising		300		mV
1	IN supply current	Charger disable mode (CEN=Low), $I_{SYS} = I_{LDO} = 0 A$		400		μA
I <sub>IN</sub>		Charging, V <sub>HOT</sub> < V <sub>NTC</sub> < V <sub>COLD</sub> , including R <sub>ISET</sub> current		1.4		mA
V <sub>FLOAT</sub>	Battery floating voltage	I <sub>BAT</sub> = 1 mA	4.158	4.2	4.242	V
		Battery-powered mode (V <sub>IN</sub> <v<sub>UVLO), I<sub>LDO</sub> = 0 A</v<sub>		6	10	μA
I	BAT pin supply current	Standby mode, charge terminated		6	10	μA
I <sub>BAT</sub>		Shutdown mode (SD = High)		100	500	nA
		Overdischarge mode (V <sub>BAT</sub> < V <sub>ODC</sub> , V <sub>IN</sub> < V <sub>UVLO</sub> )		100	500	
		$R_{ISET} = 1 k\Omega$ , constant-current mode	180	200	220	
I <sub>FAST</sub>	Fast-charge current	$R_{ISET} = 13 \text{ k}\Omega$ , constant-current mode	12	15	18	mA
		$R_{ISET}$ = 500 Ω, constant-current mode I <sub>LDO</sub> + I <sub>SYS</sub> < 100 mA		400		
R <sub>ISET</sub>	Fast-charge programming resistor range		1		13	kΩ
V <sub>ISET</sub>	ISET regulated voltage			1		V
V <sub>PRE</sub>	Pre-charge to fast-charge battery voltage threshold	Charger active		3		V
I <sub>PRE</sub>	Pre-charge current	V <sub>BAT</sub> < 3 V, charger active		20		%I <sub>FAST</sub>
I <sub>END</sub>	End-of-charge current	Charging in CV mode		10		%I <sub>FAST</sub>
V <sub>OCHG</sub>	Battery voltage overcharge threshold	V <sub>BAT</sub> rising	4.245	4.275	4.305	V
V <sub>ODC</sub>	Battery voltage overdischarge threshold	V <sub>IN</sub> < V <sub>UVLO</sub> , I <sub>LDO</sub> = 100 mA	2.750	2.8	2.850	V

Table 6	Electric	al characteristics
Table (		



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>ODCR</sub>	Battery voltage overdischarge release threshold			3.0		V
R <sub>ON-IB</sub>	Input to battery on-resistance			1	1.5	Ω
R <sub>ON-BS</sub>	Battery to sys on-resistance	I <sub>SINK</sub> = 100 mA		0.38	0.55	Ω
R <sub>ON-</sub> BATMS	BATSNS to BATMS on- resistance	Ι <sub>SINK</sub> = 500 μA		270		Ω
V <sub>OL</sub>	Output low level (CHG)	I <sub>SINK</sub> = 5 mA			0.4	V
V <sub>IL</sub>	Logic LOW input level (SD, CEN)	V <sub>LDO</sub> = 3.1 V			0.4	V
V <sub>IH</sub>	Logic HIGH input level (SD, CEN)	V <sub>LDO</sub> = 3.1 V	1.6			V
R <sub>UP</sub>	CEN pull-up resistor		375	500	625	kΩ
R <sub>DOWN</sub>	SD pull-down resistor		375	500	625	kΩ
$V_{LDO}$	LDO output voltage	I <sub>LDO</sub> = 1 mA	3.007	3.1	3.193	V
V <sub>OUT-</sub> LOAD	LDO static load regulation	$I_{LDO} = 1 \text{ mA to } 150 \text{ mA}$		±0.002		%/mA
I <sub>SC</sub>	LDO short-circuit current	R <sub>LOAD</sub> = 0	250	350		mA
IBATOCP	Battery discharge overcurrent protection	V <sub>IN</sub> < V <sub>UVLO</sub> or V <sub>IN</sub> > V <sub>INOVP</sub> (Powered from BAT)	400		650	mA
I <sub>INLIM</sub>	Input current limitation	$V_{SYS} > V_{ILIMSCTH}$ ; $V_{UVLO} < V_{IN} < V_{INOVP}$ (powered form IN)		1		A
I <sub>INLIMSC</sub>	Input current limitation in short- circuit conditions	V <sub>SYS</sub> < V <sub>ILIMSCTHINOVP</sub> (powered form IN)		400		mA
V <sub>ILIMSCT</sub> H	SYS voltage threshold for input current limitation short-circuit detection	V <sub>UVLO</sub> < V <sub>IN</sub> < V <sub>INOVP</sub>		2		V
V <sub>SCLDO</sub>	LDO short-circuit protection threshold	V <sub>IN</sub> < V <sub>UVLO</sub> or V <sub>IN</sub> > V <sub>INOVP</sub> (Powered from BAT)		0.7		V
V <sub>SCSYS</sub>	SYS short-circuit protection threshold	V <sub>IN</sub> < V <sub>UVLO</sub> or V <sub>IN</sub> > V <sub>INOVP</sub> (Powered from BAT)		V <sub>BAT</sub> -0.8		V
I <sub>NTCB</sub>	NTC pin bias current	V <sub>NTC</sub> = 0.25 V	48	50	52	μΑ
V <sub>HOT</sub>	Thermal management hot threshold	Increasing NTC temperature	0.234	0.246	0.258	V
V <sub>COLD</sub>	Thermal management cold threshold	Decreasing NTC temperature	1.28	1.355	1.43	V
T <sub>HYST</sub>	Hot/cold temperature threshold hysteresis	10 k NTC, ß = 3370		3		°C
T <sub>SD</sub>	Thermal shutdown die temp.			180		°C
f <sub>FAULT</sub>	CHG pin blinking frequency	Fault condition		1		Hz
t <sub>CHGD</sub>	Input voltage connection to charging-start delay	$V_{BAT}$ = 3.5V, $R_{NTC}$ = 10 kΩ, battery detection not included ( $t_{BDSRC}$ + $t_{BDSNK}$ )		240		ms
3/29		DocID024654 Rev 2				57

Table 6. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>OCD</sub>	Overcharge detection delay	V <sub>BAT</sub> > V <sub>OCHG</sub> , V <sub>UVLO</sub> < V <sub>IN</sub> < V <sub>INOVP</sub>		1.2		s
t <sub>ODD</sub>	Overdischarge detection delay	V <sub>BAT</sub> < V <sub>ODC</sub> V <sub>IN</sub> < V <sub>UVLO</sub> or V <sub>IN</sub> > V <sub>INOVP</sub>		400		ms
t <sub>DOD</sub>	Discharge overcurrent detection delay	$I_{BAT} > I_{BATOCP}$ , $V_{IN} < V_{UVLO}$ or $V_{IN} > V_{INOVP}$		14		ms
t <sub>PFD</sub>	Pre-charge to fast-charge transition deglitch time	Rising		100		ms
t <sub>FPD</sub>	Fast-charge to pre-charge fault deglitch time			10		ms
t <sub>END</sub>	End-of-charge deglitch time			100		ms
t <sub>PRE</sub>	Pre-charge timeout	V <sub>BAT</sub> < V <sub>PRE</sub> , charging		1800		S
t <sub>FAST</sub>	Fast-charge timeout			36000		S
t <sub>NTCD</sub>	Battery temperature transition deglitch time			100		ms
t <sub>PW</sub>	CEN/SD valid input pulse width		10			ms
t <sub>THPD</sub>	Thermal protection deglitch time			10		ms

 Table 6. Electrical characteristics (continued)



# 6 Typical performance characteristics (curves)





Figure 12. Load transient LDO pre-chg



## Figure 13. Load transient LDO fast-chg



### Figure 14. V<sub>LDO</sub> vs. temperature



Figure 15. V<sub>LDO</sub> load static regulation



3.24

3.21

3.18

3.15

3.12

3.09

3.06 3.03

3

-100

-50

0

LDO [V]

# 7 Functional pin description

#### Pin 1: IN

5 V input supply voltage. This pin supplies power to the SYS pin and the battery charger when the input voltage is higher than V<sub>UVLO</sub> and lower than V<sub>INOVP</sub>. Bypass this pin to GND with a 2.2  $\mu$ F ceramic capacitor.

#### Pin 2: SYS

LDO input voltage. This pin can be used to supply up to 100 mA to external devices. The voltage source of this pin can be either IN or BAT depending on the operating conditions. Refer to *Table 7* for more details. Bypass this pin to GND with a 2.2  $\mu$ F ceramic capacitor.

V <sub>IN</sub>	V <sub>BAT</sub>	V <sub>SYS</sub>	LDO
> V <sub>UVLO</sub> & < V <sub>INOVP</sub>	<sub>X</sub> (don't care)	V <sub>IN</sub> <sup>(1)</sup>	ON
< V <sub>UVLO</sub>	< V <sub>ODC</sub> <sup>(2)</sup>	Not powered	OFF
< V <sub>UVLO</sub>	> V <sub>ODC</sub> <sup>(2)</sup>	V <sub>BAT</sub> <sup>(1)</sup>	ON
> V <sub>INOVP</sub>	< V <sub>ODC</sub> <sup>(2)</sup>	Not powered	OFF
> V <sub>INOVP</sub>	> V <sub>ODC</sub> <sup>(2)</sup>	V <sub>BAT</sub> <sup>(1)</sup>	ON

Table 7. SYS pin voltage

1. Voltage drop over internal MOSFETs not included.

2. V<sub>ODCR</sub> if shutdown mode or overdischarge protection has been previously activated.

#### Pin 3: LDO

LDO output voltage. This pin outputs a 3.1 V regulated voltage and can supply up to 100 mA. Bypass this pin to GND with a 1  $\mu$ F ceramic capacitor.

#### Pin 4: SD

Shutdown input. A logic high level on this pin when the input voltage (V<sub>IN</sub>) is not valid makes the device enter shutdown mode. In this mode the battery drain is reduced to less than 500 nA and the SYS and LDO voltages are not present. Connecting a valid input voltage (V<sub>UVLO</sub><V<sub>IN</sub><V<sub>INOVP</sub>) restores normal operating conditions if the battery voltage is higher than V<sub>ODCR</sub>.

If the device is in shutdown mode and the battery voltage is lower than V<sub>ODCR</sub>, when a valid input voltage is connected and then disconnected again, the STNS01 doesn't exit shutdown mode (see *Figure 16*).

This pin has an internal 500 k $\Omega$  pull-down resistor.





Figure 16. Shutdown mode entry and exit (not to scale, deglitch times not included)

Pin 5: CHG

Active-low open-drain charging/fault flag. This pin is active when the charging process is ongoing and toggles at 1 Hz if a fault condition has been detected. Refer to *Table 8* for more details. This pin is active only when a valid voltage is connected to the IN input ( $V_{UVLO} < V_{IN} < V_{INOVP}$ ).

Device state	CHG pin state			
Not charging	High Z			
Charging	Low			
Battery temperature fault	Toggling			
Overcharge fault	Toggling			
Charging timeout (precharge, fast charge)	Toggling			
Battery voltage below $V_{PRE}$ after the fast charge starts	Toggling			

#### Pin 6: CEN

Charger enable pin. A logic low level on this pin disables the battery charger. A transition from high to low and then back to high restarts the charger when the charge cycle has been stopped for one of the following reasons:

- Charging timeout (pre-charge, fast-charge)
- Battery voltage below VPRE after the fast-charge has already started
- End of charge

The CEN pin has no effect if the charge cycle has been stopped for a battery overcharge condition.



If the charger is temporarily stopped because of the battery temperature being out of the normal range, a logic low level on the CEN pin disables the charger and resets the charging timeout timers. If CEN is then driven high again the charger is restarted only if a no-fault condition is active (including battery temperature out of range).

This pin has an internal 500 k $\Omega$  pull-up resistor connected to LDO and must be left floating or tied high at power on.



Figure 17. Charge disable / enable

Pin 7: GND

Device ground pin.

Pin 8: NTC

Battery temperature monitoring pin. Connect the battery's NTC resistor to this pin. The charging cycle is put on hold when the battery temperature is outside of the safe temperature range (0 °C to 45 °C). See Section 8.3 for more details.

Pin 9: ISET

Fast-charge current programming pin. Connect a resistor ( $R_{ISET}$ ) to ground to set the fast-charge current ( $I_{FAST}$ ) according to the following equation:

 $I_{FAST} = V_{ISET} / R_{ISET} * K$ 

Where  $V_{ISET} = 1$  V and K = 200. Fast-charge currents ranging from 15 mA to 200 mA can be programmed. Pre-charge current and end of charge current are scaled accordingly.

Charging currents higher than 200 mA can be programmed but the increased voltage drop over internal MOSFETs can limit the minimum input voltage ( $V_{IN}$ ) needed to obtain full charge.

Pin 10: BATMS

Battery voltage measurement pin. This pin is internally shorted to the BATSNS pin during normal operating conditions to monitor the battery voltage. The BATMS pin is disconnected from the battery if the LDO output voltage drops to zero (battery discharge overcurrent, battery overdischarge, shutdown mode, short-circuit on SYS or LDO).



#### Pin 11: BATSNS

Battery voltage sense pin. This pin is needed to ensure accuracy on the floating voltage and battery voltage protection thresholds. The BATSNS pin must be connected as close as possible to the battery's positive terminal.

Pin 12: BAT

Battery's positive terminal connection pin. Bypass this pin to GND with a 4.7  $\mu \rm F$  ceramic capacitor.



# 8 Operation description

The STNS01 is a power management IC integrating a battery charger with power path function, battery protection circuitry, battery temperature monitoring and a 3.1 V 100 mA LDO.

When a valid input voltage ( $V_{IN}$ ) is present on the IN pin, after security checks are performed, the battery charger starts charging the battery using a constant-current/constant-voltage charging algorithm.

The input voltage (V\_{IN}) is considered to be valid if it is higher than V\_{UVLO} and lower than V\_{INOVP}

The power path architecture allows charging the battery and supplying the system at the same time. When the input voltage is not valid, the LDO (and every external IC connected to SYS) is supplied by the battery through a low resistance path.

The device also provides protection to the battery against the following fault conditions:

- overcharge
- overdischarge
- charge overcurrent
- discharge overcurrent

If a fault condition is detected while the input voltage is valid ( $V_{UVLO} < V_{IN} < V_{INOVP}$ ), the CHG pin starts toggling to inform the control logic that an error occurred.

The device can also be put in reduced battery drain mode (shutdown,  $I_{BAT}$  < 500 nA) to maximize battery life during end-product shipping and shelf time.

### 8.1 Power-on

When the device is in shutdown mode, the pins LDO and SYS are not supplied. In order to turn the device on a valid input voltage must be connected ( $V_{IN}$ ).

The CEN pin must be floating or tied high during power-on for proper operation.

### 8.2 Battery charger

The STNS01's battery charger is designed to charge single cell Li-Ion batteries up to 4.2 V using a CC-CV charging algorithm (see *Figure 6*). When a valid input voltage is detected, the STNS01 starts the charge cycle and the CHG pin switches from high impedance to low level.

The charging process starts if the battery voltage is higher than V<sub>BATMIN</sub>. If the battery is deeply discharged (the battery voltage is lower than V<sub>PRE</sub> and higher than V<sub>BATMIN</sub>) the charger enters the pre-charge phase and starts charging in constant-current mode using a low current (I<sub>PRE</sub> = 20% I<sub>FAST</sub>). If the battery voltage does not reach the V<sub>PRE</sub> threshold within t<sub>PRE</sub>, the charging process is stopped and a fault is signaled.

When the battery voltage reaches the V<sub>PRE</sub> threshold, the constant-current fast-charge phase is entered and the charging current is increased to  $I_{FAST}$ . The value of  $I_{FAST}$  can be programmed from 15 mA to 200 mA using an external resistor as described in the  $I_{SET}$  pin description (*Section 7*).



Once the fast-charge phase has started, if the battery voltage decreases again below  $V_{PRE}$ , the charging process is stopped and a fault is signaled. The constant-current fast-charge phase lasts as long as the battery voltage is lower than  $V_{FLOAT}$ . When  $V_{BAT}$  reaches  $V_{FLOAT}$ , the charging algorithm switches to constant-voltage (CV) mode.

During the CV mode the battery voltage is regulated to  $V_{FLOAT}$  and the charging current starts decreasing. When the charging current reaches the  $I_{END}$  threshold ( $I_{END} = 10\%$   $I_{FAST}$ ), the charging process is stopped and the CHG pin is put in high impedance.

If the fast-charge phase is not terminated within t<sub>FAST</sub>, the charging process is stopped and a fault is signaled.

The battery temperature is monitored throughout the charging cycle for safety reasons. See *Section 8.3* for more details. Refer to *Figure 18* for a simplified flowchart of the charging process.











## 8.3 Battery temperature monitoring

The STNS01 integrates the comparators, biasing circuit and control logic needed to monitor the battery temperature through an external NTC resistor. This feature is active only during the battery charging process in order to save power when the system is supplied from the battery.

When the battery temperature goes outside the normal operating range (0 - 45  $^{\circ}$ C), the charging process is put on hold, the alarm signal is activated (the CHG pin toggles) but the charging timeout timers are kept running.

If the temperature goes back into the normal operating range before the maximum charging time has elapsed, the charging process is resumed from where it left off and the alarm signal is cleared. If the charging timeout expires while the temperature is still outside the normal operationg range, the charging process is stopped but can be restarted using the CEN pin.

Both temperature thresholds feature a 3 °C hysteresis.

The battery temperature monitoring block is designed to work with an NTC thermistor having  $R_{25} = 10 \text{ k}\Omega$  and  $\beta = 3370$  (e.g. Mitsubishi TH05-3H103F).

### 8.4 Battery overcharge protection

The battery overcharge protection is a safety feature which is active when a valid input voltage is connected and prevents the battery voltage from increasing over  $V_{OCHG}$ . When an overcharge condition is detected, the current path from the input to the battery is blocked and the fault signal is activated (the CHG pin toggles). When the battery voltage falls again under  $V_{OCHG}$  the input voltage ( $V_{IN}$ ) must be disconnected and re-connected to restore normal operating conditions.

### 8.5 Battery overdischarge protection

When there is no valid input voltage and the device is running on battery power, the battery voltage is monitored to avoid overdischarge. If the battery voltage falls below  $V_{ODC}$  for more than  $t_{ODD}$ , the device is turned off and battery drain is reduced to less than 500 nA. This condition is called the overdischarge state.

When a valid input voltage is connected while in the overdischarge state, the charger and the LDO are activated. If the input voltage is then disconnected, normal operation is restored only if the battery voltage has increased above the overdischarge release threshold (V<sub>ODCR</sub>), otherwise the STNS01 remains in the battery overdischarge state.



Figure 21. Discharging cycle profile



### 8.6 Battery discharge overcurrent protection

When the STNS01 is powered from the BAT pin, a discharge overcurrent protection circuit disables the device if the battery current exceeds  $I_{BATOCP}$  for more than  $t_{DOD}$ . A valid input voltage (V<sub>IN</sub>) must be connected to restore normal operating conditions.

### 8.7 Input overcurrent protection

When the STNS01 is powered from the IN pin, a current limitation circuit prevents the input current from increasing up to potentially destructive values. When V<sub>SYS</sub> is lower than V<sub>ILIMSCTH</sub>, the input current is limited to I<sub>INLIMSC</sub> in order to have reduced power dissipation in short-circuit conditions. As soon as V<sub>SYS</sub> increases over V<sub>ILIMSCTH</sub>, the current limitation value is increased to I<sub>INLIM</sub>.

## 8.8 SYS and LDO short-circuit protection

In case of an abrupt short-circuit on SYS or LDO, the STNS01 is immediately turned off (no deglitch). This short-circuit protection intervenes when the SYS voltage drops below  $V_{SCSYS}$  or the LDO output voltage drops below  $V_{SCLDO}$ .

### 8.9 IN overvoltage protection

The STNS01 is normally powered from the battery when  $V_{IN} > V_{INOVP}$  while it is powered from the IN pin when  $V_{UVLO} < V_{IN} < V_{INOVP}$ . In the latter case, if the input voltage temporarily increases over  $V_{INOVP}$  due to a poorly regulated power supply, the STNS01 switches to battery power to protect any external circuit connected to SYS.

If the input voltage (V\_{\rm IN}) returns into the normal range, the device's supply voltage is switched back to the IN pin.

### 8.10 Shutdown mode

A high level on the shutdown digital input pin (SD) when no valid input voltage is connected makes the device enter shutdown (low power) mode. Battery drain is then reduced to less than 500 nA. The exit conditions for the shutdown mode are the same as for the overdischarge state (valid V<sub>IN</sub> connected and V<sub>BAT</sub> > V<sub>ODCR</sub>).

## 8.11 Thermal shutdown

The STNS01 is protected against overheating which might be generated by the combination of ambient temperature and internal heating due to power dissipation. When the die temperature exceeds  $T_{SD}$  the device is turned off.

In order to restore normal operation the input voltage (V $_{\rm IN}$ ) must be disconnected and reconnected.



# 8.12 Reverse current protection

In order to prevent undesired battery discharge, when the input voltage (V<sub>IN</sub>) is lower than the battery voltage (V<sub>BAT</sub>), the current path from BAT to IN is blocked.



# 9 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: *www.st.com*. ECOPACK is an ST registered trademark.

Dim.	mm		inch			
	Min.	Тур.	Max.	Min.	Тур.	Max.
А	0.70	0.75	0.80	0.028	0.030	0.031
A1	0	0.02	0.05	0	0.001	0.002
A3		0.20			0.008	
b	0.18	0.25	0.30	0.007	0.010	0.012
D	2.85	3	3.15	0.112	0.118	0.124
D2	1.87	2.02	2.12	0.074	0.080	0.083
Е	2.85	3	3.15	0.112	0.118	0.124
E2	1.06	1.21	1.31	0.042	0.048	0.052
е		0.45			0.018	
L	0.30	0.40	0.50	0.012	0.016	0.020

Table 9, DFN12L	(3 x 3 x 0.75 mm	) mechanical data
		j meenamear aata





Figure 22. DFN12L (3 x 3 x 0.75 mm) drawing dimensions





Figure 23. Tape drawing (dimensions in mm.)











# 10 Revision history

Date	Revision	Changes	
17-May-2013	1	Initial release.	
15-Jul-2013	2	Updated Table 6: Electrical characteristics.	

### Table 10. Document revision history



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

