

STM8AF6213 STM8AF6223 STM8AF6223A STM8AF6226

Automotive 8-bit MCU, with up to 8 Kbyte Flash, data EEPROM, 10-bit ADC, timers, LIN, SPI, I²C, 3 to 5.5 V

Features

- Core
 - Max f_{CPU}: 16 MHz
 - Advanced STM8A core with Harvard architecture and 3-stage pipeline
 - Extended instruction set
- Memories
 - Program memory: 4 to 8 Kbyte Flash program; data retention 20 years at 55 °C after 1 kcycle
 - Data memory: 640 byte true data EEPROM; endurance 300 kcycle
 RAM: 1 Kbyte
- Clock management
 - Low-power crystal resonator oscillator with external clock input
 - Internal, user-trimmable 16 MHz RC and low-power 128 kHz RC oscillators
 - Clock security system with clock monitor
- Reset and supply management
 - Wait/auto-wakeup/Halt low-power modes with user definable clock gating
 - Low-consumption power-on and powerdown reset
- Interrupt management
 - Nested interrupt controller with 32 interrupts
 - Up to 28 external interrupts on 7 vectors
- Timers
 - Advanced control timer: 16-bit, 4 CAPCOM channels, 3 complementary outputs, deadtime insertion and flexible synchronization
 - 16-bit general purpose timer with 3 CAPCOM channels each (IC, OC, PWM)
 - 8-bit AR basic timer with 8-bit prescaler
 - Auto-wakeup timer
 - Window and independent watchdog timers



Datasheet - production data

- I/Os
 - Up to 28 I/Os on a 32-pin package including 21 high sink outputs
 - Highly robust I/O design, immune against current injection
- Communication interfaces
 - LINUART LIN 2.2 compliant, master/slave modes with automatic resynchronization
 - SPI interface up to 8 Mbit/s or f_{MASTER}/2
 - I²C interface up to 400 Kbit/s
- Analog to digital converter (ADC)
 - 10-bit, ± 1 LSB ADC with up to 7 muxed channels + 1 internal channel, scan mode and analog watchdog
- Internal reference voltage measurement
- Operating temperature up to 150 °C
- Qualification conforms to AEC-Q100 rev G

This is information on a product in full production.

Contents

1	Intro	duction
2	Desc	ription
3	Bloc	k diagram
4	Prod	uct overview
	4.1	Central processing unit (CPU) 13
		4.1.1 Architecture and registers
		4.1.2 Addressing
		4.1.3 Instruction set
	4.2	Single wire interface module (SWIM) and debug module (DM) 14
		4.2.1 SWIM
		4.2.2 Debug module
	4.3	Interrupt controller
	4.4	Flash program and data EEPROM memory 14
		4.4.1 Write protection (WP)
		4.4.2 Read-out protection (ROP)
	4.5	Clock controller
		4.5.1 Features
	4.6	Power management
	4.7	Watchdog timers
	4.8	Auto wakeup counter
	4.9	Beeper
	4.10	TIM1 - 16-bit advanced control timer 18
	4.11	TIM5 - 16-bit general purpose timer
	4.12	TIM6 - 8-bit basic timer
	4.13	Analog-to-digital converter (ADC1) 20
	4.14	Communication interfaces
		4.14.1 LINUART
		4.14.2 Serial peripheral interface (SPI)
		4.14.3 Inter integrated circuit (I ² C) interface



5	Pino	out and	pin description	23			
	5.1	TSSO	P20 pinouts and pin descriptions	23			
	5.2	LQFP3	32 pinout and pin description	29			
	5.3	Alterna	ate function remapping	33			
6	Merr	nory and	d register map	34			
	6.1	Memo	ry map	34			
	6.2	Regist	er map	35			
		6.2.1	I/O port hardware register map				
		6.2.2	CPU/SWIM/debug module/interrupt controller registers				
7	Inter	rupt ve	ctor mapping	45			
8	Opti	on byte	s	47			
	8.1	Option	byte description	48			
	8.2	STM8/	AF6213/23/23A/26 alternate function remapping bits	49			
9	Elec	Electrical characteristics 53					
	9.1	Param	eter conditions	53			
		9.1.1	Minimum and maximum values	53			
		9.1.2	Typical values	53			
		9.1.3	Typical curves	53			
		9.1.4	Loading capacitor	53			
		9.1.5	Pin input voltage	54			
	9.2	Absolu	Ite maximum ratings	54			
	9.3	Operat	ting conditions	56			
		9.3.1	VCAP external capacitor	58			
		9.3.2	Supply current characteristics				
		9.3.3	External clock sources and timing characteristics	67			
		9.3.4	Internal clock sources and timing characteristics	69			
		9.3.5	Memory characteristics	70			
		9.3.6	I/O port pin characteristics	72			
		9.3.7	Reset pin characteristics	79			
		9.3.8	SPI serial peripheral interface	81			
		9.3.9	I ² C interface characteristics	84			
		9.3.10	10-bit ADC characteristics	86			



		9.3.11	EMC characteristics	89		
10	Package information					
	10.1	LQFP3	32 package information	92		
	10.2	TSSOF	P20 package information	95		
	10.3	Therma	al characteristics	98		
		10.3.1	Reference document	98		
		10.3.2	Selecting the product temperature range	98		
11 12		-	opment tools			
	12.1		• tion and in-circuit debugging tools			
		12.1.1	STice key features	101		
	12.2	Softwa	ire tools	102		
		12.2.1	STM8 toolset	102		
		12.2.2	C and assembly toolchains	102		
	12.3	Progra	mming tools	103		
13	Revis	sion his	story	104		



List of tables

Table 1.	STM8AF6213/23/23A/26 features	10
Table 2.	Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers	16
Table 3.	TIM timer features.	19
Table 4.	Communication peripheral naming correspondence	20
Table 5.	Legend/abbreviations for pinout tables	23
Table 6.	STM8AF6213/STM8AF6223 TSSOP20 pin description	24
Table 7.	STM8AF6223A TSSOP20 pin description	26
Table 8.	STM8AF6226 LQFP32 pin description	29
Table 9.	Memory model for the devices covered in this datasheet.	35
Table 10.	I/O port hardware register map	35
Table 11.	General hardware register map	36
Table 12.	CPU/SWIM/debug module/interrupt controller registers	43
Table 13.	Interrupt mapping	
Table 14.	Option bytes	
Table 15.	Option byte description	
Table 16.	STM8AF6226 alternate function remapping bits [7:2] for 32-pin packages	49
Table 17.	STM8AF6213 and STM8AF6223 alternate function remapping bits [7:2]	
	for 20-pin packages	50
Table 18.	STM8AF6223A alternate function remapping bits [7:2] for 20-pin packages	50
Table 19.	STM8AF6226 alternate function remapping bits [1:0] for 32-pin packages	
Table 20.	STM8AF6213/STM8AF6223 alternate function remapping bits [1:0]	
	for 20-pin packages	51
Table 21.	STM8AF6223A alternate function remapping bits [1:0] for 20-pin packages	
Table 22.	Voltage characteristics	
Table 23.	Current characteristics	
Table 24.	Thermal characteristics.	
Table 25.	Operating lifetime (OLF)	
Table 26.	General operating conditions	
Table 27.	Operating conditions at power-up/power-down	
Table 28.	Total current consumption with code execution in run mode at V_{DD} = 5 V	
Table 29.	Total current consumption with code execution in run mode at $V_{DD} = 3.3 V \dots$	
Table 30.	Total current consumption in wait mode at $V_{DD} = 5 V \dots N_{DD}$	
Table 31.	Total current consumption in wait mode at V_{DD} = 3.3 V	
Table 32.	Total current consumption in active halt mode at V_{DD} = 5 V	
Table 33.	Total current consumption in active halt mode at $V_{DD} = 3.3 V \dots \dots$	
Table 34.	Total current consumption in halt mode at $V_{DD} = 5 V$	
Table 35.	Total current consumption in halt mode at $V_{DD} = 3.3 V \dots$	
Table 36.	Wakeup times	
Table 37.	Total current consumption and timing in forced reset state	63
Table 38.	Peripheral current consumption	
Table 39.	HSE user external clock characteristics	
Table 40.	HSE oscillator characteristics	
Table 41.	HSI oscillator characteristics	69
Table 42.	LSI oscillator characteristics	
Table 43.	RAM and hardware registers	
Table 44.	Flash program memory/data EEPROM memory	
Table 45.	Flash program memory.	
Table 46.	Data memory	



Table 47.	I/O static characteristics	72
Table 48.	Output driving current (standard ports)	
Table 49.	Output driving current (true open drain ports)	74
Table 50.	Output driving current (high sink ports).	
Table 51.	NRST pin characteristics	
Table 52.	SPI characteristics	
Table 53.	I ² C characteristics	84
Table 54.	ADC characteristics	86
Table 55.	ADC accuracy with RAIN < 10 k Ω , V _{DD} = 5 V	87
Table 56.	ADC accuracy with RAIN < 10 k Ω , V _{DD} = 3.3 V	87
Table 57.	EMS data	89
Table 58.	EMI data	90
Table 59.	ESD absolute maximum ratings	90
Table 60.	Electrical sensitivities	91
Table 61.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	93
Table 62.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,	
	package mechanical data	95
Table 63.	Thermal characteristics.	98
Table 64.	Document revision history1	04



List of figures

Figure 1.	STM8AF6213/23/23A/26 block diagram	1
Figure 2.	Flash memory organization	5
Figure 3.	STM8AF6213/STM8AF6223 TSSOP20 pinout	23
Figure 4.	STM8AF6223A TSSOP20 pinout	24
Figure 5.	STM8AF6226 LQFP32 pinout	29
Figure 6.	Memory map	34
Figure 7.	Pin loading conditions	
Figure 8.	Pin input voltage	54
Figure 9.	f _{CPUmax} versus V _{DD}	
Figure 10.	External capacitor C _{EXT}	
Figure 11.	Typ I _{DD(RUN)} vs. V _{DD} HSE user external clock, f _{CPU} = 16 MHz	
Figure 12.	Typ $I_{DD(RUN)}$ vs. f_{CPU} HSE user external clock, V_{DD} = 5 V	
Figure 13.	Typ $I_{DD(RUN)}$ vs. V_{DD} HSEI RC osc., f_{CPU} = 16 MHz	35
Figure 14.	Typ $I_{DD(WFI)}$ vs. V_{DD} HSE user external clock, f_{CPU} = 16 MHz	
Figure 15.	Typ $I_{DD(WFI)}$ vs. f_{CPU} HSE user external clock, V_{DD} = 5 V	
Figure 16.	Typ $I_{DD(WFI)}$ vs. V_{DD} HSI RC osc., f_{CPU} = 16 MHz	
Figure 17.	HSE external clock source	
Figure 18.	HSE oscillator circuit diagram	
Figure 19.	Typical V _{IL} and V _{IH} vs V_{DD}° @ 4 temperatures	
Figure 20.	Typical pull-up resistance R _{PU} vs V _{DD} @ 4 temperatures	
Figure 21.	Typical pull-up current I _{pu} vs V _{DD} @ 4 temperatures	
Figure 22.	Typ. $V_{OL} @ V_{DD} = 5 V$ (standard ports)	
Figure 23.	Typ. V_{OI} @ V_{DD} = 3.3 V (standard ports)	
Figure 24.	Typ. $V_{OL} @ V_{DD} = 5 V$ (true open drain ports)	
Figure 25.	Typ. $V_{OL} @ V_{DD} = 3.3 V$ (true open drain ports)	
Figure 26.	Typ. $V_{OL} @ V_{DD} = 5 V$ (high sink ports)	
Figure 27.	Typ. $V_{OL} @ V_{DD} = 3.3 V$ (high sink ports)	
Figure 28.	Typ. V_{DD} - V_{OH} @ V_{DD} = 5 V (standard ports)	
Figure 29.	Typ. V_{DD} - V_{OH} @ V_{DD} = 3.3 V (standard ports)	
Figure 30.	Typ. V_{DD} - V_{OH} @ V_{DD} = 5 V (high sink ports)	
Figure 31.	Typ. V_{DD} - V_{OH} @ V_{DD} = 3.3 V (high sink ports)	
Figure 32.	Typical NRST V _{IL} and V _{IH} vs V _{DD} @ 4 temperatures	
Figure 33.	Typical NRST pull-up resistance vs V _{DD} @ 4 temperatures	
Figure 34.	Typical NRST pull-up current vs V _{DD} @ 4 temperatures	
Figure 35.	Recommended reset pin protection	
Figure 36.	SPI timing diagram - slave mode and CPHA = 08	
Figure 37.	SPI timing diagram - slave mode and CPHA = 18	
Figure 38.	SPI timing diagram - master mode ⁽¹⁾	
Figure 39.	Typical application with I2C bus and timing diagram	
Figure 40.	ADC accuracy characteristics	
Figure 41.	Typical application with ADC	
Figure 42.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline	
Figure 43.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package	
	recommended footprint.)4
Figure 44.	LQFP32 marking example (package top view))4
Figure 45.	TSSOP20 – 20-lead thin shrink small outline, 6.5×4.4 mm, 0.65 mm pitch,	
J	package outline.	95
Figure 46.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,	
0		



	package footprint	96
Figure 47.	TSSOP20 marking example (package top view)	97
Figure 48.	STM8AF6213/23/23A/26 ordering information scheme ^{(1) (2)}	100



1 Introduction

The datasheet contains the description of STM8AF6213, STM8AF6223, STM8AF6223A and STM8AF6226 features, pinout, electrical characteristics, mechanical data and ordering information.

- For complete information on the STM8A microcontroller memory, registers and peripherals, please refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).
- For information on programming, erasing and protection of the internal Flash memory please refer to the STM8 Flash programming manual (PM0051).
- For information on the debug and SWIM (single wire interface module) refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).
- For information on the STM8 core, please refer to the STM8 CPU programming manual (PM0044).



2 Description

The STM8AF6213, STM8AF6223, STM8AF6223A and STM8AF6226 automotive 8-bit microcontrollers offer 4 to 8 Kbyte of Flash program memory, plus integrated true data EEPROM. The STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016) refers to devices in this family as low-density. They provide the following benefits: performance, robustness and reduced system cost.

Device performance and robustness are ensured by advanced core and peripherals made in a state-of-the-art technology, a 16 MHz clock frequency, robust I/Os, independent watchdogs with separate clock source, and a clock security system.

The system cost is reduced thanks to an integrated true data EEPROM for up to 300 kwrite/erase cycles and a high system integration level with internal clock oscillators, watchdog, and brown-out reset.

Full documentation is offered as well as a wide choice of development tools.

Device	STM8AF6226	STM8AF6223	STM8AF6223A	STM8AF6213	
Pin count	32	20			
Max. number of GPIOs	28 including 21 high-sink I/Os	16 including 12 high-sink I/Os			
Ext. interrupt pins	28		16		
Timer CAPCOM channels	6	7	6	7	
Timer complementary outputs	3	1	2	1	
A/D converter channels	7	5	7	5	
Low-density Flash program memory (byte)	8К 4К				
Data EEPROM (byte)	640 ⁽¹⁾				
RAM (byte)	1 K				
Peripheral set	Multipurpose timer (TIM1), SPI, I2C, LINUART, window WDG, independent WDG, ADC, PWM timer (TIM5), 8-bit timer (TIM6)				

Table 1. STM8AF6213/23/23A/26 features

1. No read-while-write (RWW) capability



3 Block diagram







DocID025118 Rev 5

 Legend: ADC: Analog-to-digital converter beCAN: Controller area network BOR: Brownout reset I²C: Inter-integrated circuit multimaster interface IWDG: Independent window watchdog LINUART: Local interconnect network universal asynchronous receiver transmitter POR: Power on reset SPI: Serial peripheral interface SWIM: Single wire interface module USART: Universal synchronous asynchronous receiver transmitter Window WDG: Window watchdog



4 **Product overview**

The following section intends to give an overview of the basic features of the products covered by this datasheet.

For more detailed information on each feature please refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).

4.1 Central processing unit (CPU)

The 8-bit STM8 core is designed for code efficiency and performance.

It contains 6 internal registers which are directly addressable in each execution context, 20 addressing modes including indexed indirect and relative addressing and 80 instructions.

4.1.1 Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus single cycle fetching for most instructions
- X and Y 16-bit index registers, enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter 16-Mbyte linear memory space
- 16-bit stack pointer access to a 64 Kbyte level stack
- 8-bit condition code register 7 condition flags for the result of the last instruction.

4.1.2 Addressing

- 20 addressing modes
- Indexed indirect addressing mode for look-up tables located anywhere in the address space
- Stack pointer relative addressing mode for local variables and parameter passing

4.1.3 Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers



4.2 Single wire interface module (SWIM) and debug module (DM)

The single wire interface module together with an integrated debug module permit nonintrusive, real-time in-circuit debugging and fast memory programming.

4.2.1 SWIM

Single wire interface module for direct access to the debug mode and memory programming. The interface can be activated in all device operation modes. The maximum data transmission speed is 145 byte/ms.

4.2.2 Debug module

The non-intrusive debugging module features a performance close to a full-featured emulator. Besides memory and peripheral operation, CPU operation can also be monitored in real-time by means of shadow registers.

- R/W to RAM and peripheral registers in real-time
- R/W access to all resources by stalling the CPU
- Breakpoints on all program-memory instructions (software breakpoints)
- Two advanced breakpoints, 23 predefined breakpoint configurations

4.3 Interrupt controller

- Nested interrupts with three software priority levels
- 32 interrupt vectors with hardware priority
- Up to 28 external interrupts on 7 vectors including TLI
- Trap and reset interrupts

4.4 Flash program and data EEPROM memory

- Up to 8 Kbyte of Flash program single voltage Flash memory
- 640 byte true data EEPROM
- User option byte area

4.4.1 Write protection (WP)

Write protection of Flash program memory and data EEPROM is provided to avoid unintentional overwriting of memory that could result from a user software malfunction.

There are two levels of write protection. The first level is known as MASS (memory access security system). MASS is always enabled and protects the main Flash program memory, data EEPROM and option byte.

To perform in-application programming (IAP), this write protection can be removed by writing a MASS key sequence in a control register. This allows the application to write to data EEPROM, modify the contents of main program memory or the device option byte.

A second level of write protection, can be enabled to further protect a specific area of memory known as UBC (user boot code). Refer to the figure below.



The size of the UBC is programmable through the UBC option byte, in increments of 1 page (64-byte block) by programming the UBC option byte in ICP mode.

This divides the program memory into two areas:

- Main program memory: up to 8 Kbyte minus UBC
- User-specific boot code (UBC): configurable up to 8 Kbyte

The UBC area remains write-protected during in-application programming. This means that the MASS keys do not unlock the UBC area. It protects the memory used to store the boot program, specific code libraries, reset and interrupt vectors, the reset routine and usually the IAP and communication routines.



Figure 2. Flash memory organization

4.4.2 Read-out protection (ROP)

The read-out protection blocks reading and writing the Flash program memory and data EEPROM memory in ICP mode (and debug mode). Once the read-out protection is activated, any attempt to toggle its status triggers a global erase of the program and data memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller.



4.5 Clock controller

The clock controller distributes the system clock (f_{MASTER}) coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness.

4.5.1 Features

- Clock prescaler: to get the best compromise between speed and current consumption the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- **Safe clock switching**: Clock sources can be changed safely on the fly in Run mode through a configuration register. The clock signal is not switched until the new clock source is ready. The design guarantees glitch-free switching.
- **Clock management**: To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- **Master clock sources:** four different clock sources can be used to drive the master clock:
 - 1-16 MHz high-speed external crystal (HSE)
 - Up to 16 MHz high-speed user-external clock (HSE user-ext)
 - 16 MHz high-speed internal RC oscillator (HSI)
 - 128 kHz low-speed internal RC (LSI)
- **Startup clock**: after reset, the microcontroller restarts by default with an internal 2 MHz clock (HSI/8). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If an HSE clock failure occurs, the internal RC (16 MHz/8) is automatically selected by the CSS and an interrupt can optionally be generated.
- **Configurable main clock output (CCO)**: This outputs an external clock for use by the application.

Bit	Periphera I clock	Bit	Peripheral clock	Bit	Peripheral clock	Bit	Peripheral clock
PCKEN17	TIM1	PCKEN13	LINUART	PCKEN27	Reserved	PCKEN23	ADC
PCKEN16	TIM5	PCKEN12	Reserved	PCKEN26	Reserved	PCKEN22	AWU
PCKEN15	Reserved	PCKEN11	SPI	PCKEN25	Reserved	PCKEN21	Reserved
PCKEN14	TIM6	PCKEN10	l ² C	PCKEN24	Reserved	PCKEN20	Reserved

Table 2. Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers



4.6 **Power management**

For efficient power management, the application can be put in one of four different lowpower modes. Users can configure each mode to obtain the best compromise between lowest power consumption, fastest start-up time and available wakeup sources.

- **Wait mode**: in this mode, the CPU is stopped but peripherals are kept running. The wakeup is performed by an internal or external interrupt or reset.
- Active-halt mode with regulator on: in this mode, the CPU and peripheral clocks are stopped. An internal wakeup is generated at programmable intervals by the auto wake up unit (AWU). The main voltage regulator is kept powered on, so current consumption is higher than in Active-halt mode with regulator off, but the wakeup time is faster. Wakeup is triggered by the internal AWU interrupt, external interrupt or reset.
- Active-halt mode with regulator off: this mode is the same as Active-halt with regulator on, except that the main voltage regulator is powered off, so the wake up time is slower.
- **Halt mode**: in this mode the microcontroller uses the least power. The CPU and peripheral clocks are stopped, the main voltage regulator is powered off. Wakeup is triggered by external event or reset.

4.7 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications.

Activation of the watchdog timers is controlled by option bytes or by software. Once activated, the watchdogs cannot be disabled by the user program without performing a reset.

Window watchdog timer

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

The window function can be used to trim the watchdog behavior to match the application timing perfectly. The application software must refresh the counter before time-out and during a limited time window.

A reset is generated in two situations:

- 1. Timeout: at 16 MHz CPU clock the time-out period can be adjusted between 75 μs up to 64 ms.
- 2. Refresh out of window: the downcounter is refreshed before its value is lower than the one stored in the window register.



Independent watchdog timer

The independent watchdog peripheral can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the 128 kHz LSI internal RC clock source, and thus stays active even in case of a CPU clock failure.

The IWDG time base spans from 60 μ s to 1 s

4.8 Auto wakeup counter

- Used for auto wakeup from active halt mode
- Clock source: Internal 128 kHz internal low frequency RC oscillator or external clock
- LSI clock can be internally connected to TIM1 input capture channel 1 for calibration

4.9 Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range of 1, 2 or 4 kHz.

The beeper output port is only available through the alternate function remap option bit AFR7.

4.10 TIM1 - 16-bit advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and half-bridge driver.

- 16-bit up, down and up/down auto-reload counter with 16-bit fractional prescaler.
- Four independent capture/compare channels (CAPCOM) configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output.
- Synchronization module to control the timer with external signals or to synchronise with TIM5 or TIM6
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Encoder mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update, 1 x break

4.11 TIM5 - 16-bit general purpose timer

- 16-bit autoreload (AR) up-counter
- 15-bit prescaler adjustable to fixed power of 2 ratios 1...32768
- 3 individually configurable capture/compare channels
- PWM mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update
- Synchronization module to control the timer with external signals or to synchronize with TIM1 or TIM6

4.12 TIM6 - 8-bit basic timer

- 8-bit autoreload, adjustable prescaler ratio to any power of 2 from 1 to 128
- Clock source: CPU clock
- Interrupt source: 1 x overflow/update
- Synchronization module to control the timer with external signals or to synchronize with TIM1 or TIM5.

Timer	Counter size (bits)	Prescaler	Counting mode	CAPCOM channels	Complemen tary outputs	Ext. trigger	Timer synchroniz ation/ chaining
TIM1	16	Any integer from 1 to 65536	Up/down	4	3	Yes	
TIM5	16	Any power of 2 from 1 to 32768	Up	3	0	No	Yes
TIM6	8	Any power of 2 from 1 to 128	Up	0	0	No	

Table 3. TIM timer features



4.13 Analog-to-digital converter (ADC1)

The STM8AF6213, STM8AF6223, STM8AF6223A and STM8AF6226 products contain a 10-bit successive approximation A/D converter (ADC1) with up to 7 external and 1 internal multiplexed input channels and the following main features:

- Input voltage range: 0 to V_{DD}
- Input voltage range: 0 to V_{DDA}
- Conversion time: 14 clock cycles
- Single and continuous and buffered continuous conversion modes
- Buffer size (n x 10 bits) where n = number of input channels
- Scan mode for single and continuous conversion of a sequence of channels
- Analog watchdog capability with programmable upper and lower thresholds
- Internal reference voltage on channel AIN7
- Analog watchdog interrupt
- External trigger input
- Trigger from TIM1 TRGO
- End of conversion (EOC) interrupt

Note: Additional AIN12 analog input is not selectable in ADC scan mode or with analog watchdog. Values converted from AIN12 are stored only into the ADC_DRH/ADC_DRL registers.

Internal bandgap reference voltage

Channel AIN7 is internally connected to the internal bandgap reference voltage. The internal bandgap reference is constant and can be used, for example, to monitor V_{DD} . It is independent of variations in V_{DD} and ambient temperature T_A .

4.14 Communication interfaces

The following communication interfaces are implemented:

- LINUART: Full feature UART, synchronous mode, SPI master mode, Smartcard mode, IrDA mode, single wire mode, LIN2.2 capability
- SPI: full and half-duplex, 8 Mbit/s
- I²C: up to 400 Kbit/s

Some peripheral names differ between the datasheet and STM8S series and STM8AF series 8-bit microcontrollers reference manual, RM0016 (see *Table 4*).

Table 4. Communication peripheral	I naming correspondence
-----------------------------------	-------------------------

Peripheral name in datasheet	Peripheral name in reference manual (RM0016)
LINUART	UART4



4.14.1 LINUART

Main features

- 1 Mbit/s full duplex SCI
- SPI emulation
- High precision baud rate generator
- Smartcard emulation
- IrDA SIR encoder decoder
- LIN mode
- Single wire half duplex mode

LIN mode

Master mode:

- LIN break and delimiter generation
- LIN break and delimiter detection with separate flag and interrupt source for read back checking.

Slave mode:

- Autonomous header handling one single interrupt per valid header
- Mute mode to filter responses
- Identifier parity error checking
- LIN automatic resynchronization, allowing operation with internal RC oscillator (HSI) clock source
- Break detection at any time, even during a byte reception
- Header errors detection:
 - Delimiter too short
 - Synch field error
 - Deviation error (if automatic resynchronization is enabled)
 - Framing error in synch field or identifier field
 - Header time-out



Asynchronous communication (UART mode)

- Full duplex communication NRZ standard format (mark/space)
- Programmable transmit and receive baud rates up to 1 Mbit/s (f_{CPU}/16) and capable of following any standard baud rate regardless of the input frequency
- Separate enable bits for transmitter and receiver
 - Two receiver wakeup modes:
 - Address bit (MSB)
 - Idle line (interrupt)
- Transmission error detection with interrupt generation
- Parity control

Synchronous communication

- Full duplex synchronous transfers
- SPI master operation
- 8-bit data communication
- Maximum speed: 1 Mbit/s at 16 MHz (f_{CPU}/16)

4.14.2 Serial peripheral interface (SPI)

- Maximum speed: 8 Mbit/s (f_{MASTER}/2) both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on two lines with a possible bidirectional data line
- Master or slave operation selectable by hardware or software
- CRC calculation
- 1 byte Tx and Rx buffer
- Slave /master selection input pin

4.14.3 Inter integrated circuit (I²C) interface

- I²C master features:
 - Clock generation
 - Start and stop generation
- I²C slave features:
 - Programmable I²C address detection
 - Stop bit detection
- Generation and detection of 7-bit/10-bit addressing and general call
 - Supports different communication speeds:
 - Standard speed (up to 100 kHz),
 - Fast speed (up to 400 kHz)



5 Pinout and pin description

The following table presents the meaning of the abbreviations in use in the pin description tables in this section.

Туре	I= input, O	= output, S = power supply							
Level	Input	CM = CMOS (standard for all I/Os)							
	Output	HS = High sink							
Output speed	O2 = Fast (O3 = Fast/s	low (up to 2 MHz) ast (up to 10 MHz) ast/slow programmability with slow as default state after reset ast/slow programmability with fast as default state after reset							
Port and control	Input	float = floating, wpu = weak pull-up							
configuration	Output	T = true open drain, OD = open drain, PP = push pull							
Reset state	Bold X (pin state after internal reset release). Unless otherwise specified, the pin state is the same during the reset phase and after the internal reset release.								

5.1 TSSOP20 pinouts and pin descriptions

Figure 3. STM8AF6213/STM8AF6223 TSSOP20 pinout



1. (HS) high sink capability.

2. (T) true open drain (P-buffer and protection diode to V_{DD} not implemented).

3. [] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).



Pinout and pin description

[LINUART_CK] TIM5_CH1/BEEP/(HS) PD4	20 DPJ3 (HS)/AIN4/TIM5_CH2/ADC_ETR
AIN5/LINUART_TX/(HS) PD5 🚺 2	19] PD2 (HS)/AIN3 [TIM5_CH3]
AIN6/LINUART_RX/(HS) PD6 🕻 3	18] PD1 (HS)/SWIM
NRST 🕻 4	17] PC7 (HS)/SPI_MISO [TIM1_CH2]
OSCIN/PA1 🕻 5	16 🛿 PC6 (HS)/SPI_MOSI [TIM1_CH1]
	15] PC5 (HS)/SPI_SCK [TIM5_CH1]
VSS [7	14 2 PC4 (HS)/TIM1_CH4/CLK_CCO/AIN2 [TIM1_CH2N]
VCAP 🕻 8	13 2 PB0 (HS)/TIM1_CH1N/AIN0
VDD 🛛 9	12 PB1 (HS)/TIM1_CH2N/AIN1
[TIM5_BKIN] I2C_SDA/(T) PB5 🚺 10	11 D PB4 (T)/I2C_SCL [ADC_ETR]
	MS38346V1

Figure 4. STM8AF6223A TSSOP20 pinout

1. (HS) high sink capability.

2. (T) true open drain (P-buffer and protection diode to V_{DD} not implemented).

3. [] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

				Input	t		Out	put				
TSSOP	Pin name	Туре	floating	ndw	Ext. interrupt	High sink ⁽¹⁾	Speed	ΟD	dd	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
1	PD4/ TIM5_CH1/ BEEP [LINUART_CK]	I/O	x	x	x	HS	O3	х	x	Port D4	Timer 5 - channel 1/BEEP output	LINUART clock [AFR2]
2	PD5/ AIN5/ LINUART_TX	I/O	X	x	x	HS	O3	х	x	Port D5	Analog input 5/ LINUART data transmit	-
3	PD6/ AIN6/ LINUART_RX	I/O	x	x	x	HS	O3	х	x	Port D6	Analog input 6/ LINUART data receive	-
4	NRST	I/O	-	<u>X</u>	-	-	-	-	-		Reset	
5	PA1/ OSCIN ⁽²⁾	I/O	X	х	х	-	01	х	х	Port A1	Resonator/ crystal in	-
6	PA2/ OSCOUT	I/O	X	х	х	01	х	х		Port A2	Resonator/ crystal out	-
7	VSS	S	-	-	-	-	-	-	-	Digital ground		
8	VCAP	S	-	-	-	-	-	-	-	1.8 V regulator capacitor		
9	VDD	S	-	-	-	-	-	-	-	Dig	jital power sup	ply

Table 6. STM8AF6213/STM8AF6223 TSSOP20 pin description



				Input	t		Out	put				
TSSOP	Pin name	Туре	floating	ndm	Ext. interrupt	High sink ⁽¹⁾	peed	OD	dd	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
10	PA3/ TIM5_CH3 [SPI_NSS]	I/O	x	x	х	HS	O3	x	х	Port A3	Timer 5 channel 3	SPI master/ slave select [AFR1]
11	PB5/ I2C_SDA [TIM1_BKIN]	I/O	x	-	х	-	01	T ⁽³⁾	-	Port B5	I2C data	Timer 1 - break input [AFR4]
12	PB4/ I2C_SCL [ADC_ETR]	I/O	x	-	х	-	O1	T ⁽³⁾	-	Port B4	I2C clock	ADC external trigger [AFR4]
13	PC3/ TIM1_CH3/[TLI]/[TIM1_CH1N]	I/O	X	x	x	HS	O3	x	x	Port C3	Timer 1 - channel 3	Top level interrupt [AFR3] Timer 1 inverted channel 1 [AFR7]
14	PC4/ TIM1_CH4/ CLK_CCO/AIN2/[TIM1_CH2N]	I/O	x	x	x	HS	O3	x	x	Port C4	Timer 1 - channel 4 /configurabl e clock output	Analog input 2 [AFR2]Time r 1 inverted channel 2 [AFR7]
15	PC5/SPI_SCK [TIM5_CH1]	I/O	x	x	х	HS	O3	x	х	Port C5	SPI clock	Timer 5 channel 1 [AFR0]
16	PC6/ SPI_MOSI [TIM1_CH1]	I/O	x	x	х	HS	O3	x	х	Port C6	PI master out/slave in	Timer 1 channel 1 [AFR0]
17	PC7/ SPI_MISO [TIM1_CH2]	I/O	x	x	х	HS	O3	x	х	Port C7	SPI master in/ slave out	Timer 1 channel 2[AFR0]
18	PD1/ SWIM ⁽⁴⁾	I/O	X	х	х	HS	04	х	х	Port D1	SWIM data interface	-

Table 6. STM8AF6213/STM8AF6223 TSSOP20 pin description (continued)



				Input	t		Out	put				
TSSOP	Pin name	Туре	floating	ndw	Ext. interrupt	High sink ⁽¹⁾	Speed	QO	ЪР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
19	PD2/AIN3 [TIM5_CH3]	I/O	X	x	x	HS	O3	x	x	Port D2	-	Analog input 3 [AFR2] Timer 52 - channel 3 [AFR1]
20	PD3/ AIN4/ TIM5_CH2/ ADC_ETR	I/O	x	x	x	HS	O3	x	x	Port D3	Analog input 4 Timer 52 - channel 2/ADC external trigger	-

Table 6. STM8AF6213/STM8AF6223 TSSOP20 pin description (continued)

1. I/O pins used simultaneously for high current source/sink must be uniformly spaced around the package. In addition, the total driven current must respect the absolute maximum ratings (see Section: Absolute maximum ratings).

2. When the MCU is in Halt/Active-halt mode, PA1 is automatically configured in input weak pull-up and cannot be used for waking up the device. In this mode, the output state of PA1 is not driven. It is recommended to use PA1 only in input mode if Halt/Active-halt is used in the application.

3. In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to VDD are not implemented)

4. The PD1 pin is in input pull-up during the reset phase and after internal reset release.

										escription		
				Input	t		Out	put				
TSSOP	Pin name	Туре	floating	ndm	Ext. interrupt	High sink ⁽¹⁾	Speed	OD	РР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
1	PD4/ TIM5_CH1/ BEEP/SPI_NSS [LINUART_CK]	I/O	x	x	x	HS	O3	x	х	Port D4	Timer 5 - channel 1/BEEP output	LINUART clock [AFR2]
2	PD5/ AIN5/ LINUART_TX	I/O	x	x	x	HS	O3	x	х	Port D5	Analog input 5/ LINUART data transmit	-

Table 7. STM8AF6223A TSSOP20 pin description



.

				Input	t Output							
TSSOP	Pin name	Туре	floating	ndm	Ext. interrupt	High sink ⁽¹⁾	Speed	QO	dd	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
3	PD6/ AIN6/ LINUART_RX	I/O	x	х	x	HS	O3	x	х	Port D6	Analog input 6/ LINUART data receive	-
4	NRST	I/O	-	X	-	-	-	-	-	Re	set	-
5	PA1/ OSCIN ⁽²⁾	I/O	x	х	х	-	01	х	х	Port A1	Resonator/ crystal in	-
6	PA2/ OSCOUT	I/O	x	х	х	-	01	х	х	Port A2	Resonator/ crystal out	-
7	VSS	S	-	-	-	-	-	-	-	Digital	ground	-
8	VCAP	S	-	-	-	-	-	-	-	1.8 V regula	tor capacitor	-
9	VDD	S	-	-	-	-	-	-	-	Digital pov	wer supply	-
10	PB5/ I2C_SDA [TIM1_BKIN]	I/O	X	х	x	-	01	T ⁽³⁾	х	Port A5	I2C data	Timer 1 - break input [AFR4]
11	PB4/ I2C_SCL [ADC_ETR]	I/O	X	-	x	-	O1	T ⁽³⁾	-	Port B4	I2C clock	ADC external trigger [AFR4]
12	PB1/ TIM1_CH2N/ AIN1	I/O	X	х	x	HS	O3	x	х	Port B1	Timer 1 - inverted channel 2/Analog input 1	-
13	PB0/ TIM1_CH1N/AIN0	I/O	X	х	x	HS	O3	x	х	Port B0	Timer 1 - inverted channel 1/Analog input 0	-
14	PC4/ TIM1_CH4/ CLK_CCO/AIN2/[TIM1_CH2]	I/O	x	х	x	HS	O3	x	х	Port C4	Timer 1 - channel 4 /configurabl e clock output	Analog input 2 [AFR2]Time r 1 channel 2 [AFR7]
15	PC5/SPI_SCK [TIM5_CH1]	I/O	X	х	x	HS	O3	x	х	Port C5	SPI clock	Timer 5 channel 1 [AFR0]

Table 7. STM8AF6223A TSSOP20 pin description (continued)



.

				Input	t		Out	put				
TSSOP	Pin name	Туре	floating	ndm	Ext. interrupt	High sink ⁽¹⁾	Speed	QO	ЬЬ	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
16	PC6/ SPI_MOSI [TIM1_CH1]	I/O	x	x	х	HS	O3	х	х	Port C6	PI master out/slave in	Timer 1 channel 1 [AFR0]
17	PC7/ SPI_MISO [TIM1_CH2]	I/O	x	х	х	HS	O3	х	х	Port C7	SPI master in/ slave out	Timer 1 channel 2[AFR0]
18	PD1/ SWIM ⁽⁴⁾	I/O	<u>x</u>	х	х	HS	04	х	х	Port D1	SWIM data interface	-
19	PD2/AIN3/ TLI[TIM5_CH3]	I/O	X	x	x	HS	O3	x	x	Port D2	-	Analog input 3 [AFR2] Timer 5 - channel 3 [AFR1]
20	PD3/ AIN4/ TIM5_CH2/ ADC_ETR	I/O	X	x	x	HS	O3	x	x	Port D3	Analog input 4 Timer 52 - channel 2/ADC external trigger	-

Table 7. STM8AF6223A	TSSOP20 pi	in descripti	on (continued)

1. I/O pins used simultaneously for high current source/sink must be uniformly spaced around the package. In addition, the total driven current must respect the absolute maximum ratings (see *Section: Absolute maximum ratings*).

2. When the MCU is in Halt/Active-halt mode, PA1 is automatically configured in input weak pull-up and cannot be used for waking up the device. In this mode, the output state of PA1 is not driven. It is recommended to use PA1 only in input mode if Halt/Active-halt is used in the application.

3. In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to VDD are not implemented).

4. The PD1 pin is in input pull-up during the reset phase and after internal reset release.



5.2 LQFP32 pinout and pin description



Figure 5. STM8AF6226 LQFP32 pinout

1. (HS) high sink capability.

- 2. (T) true open drain (P-buffer and protection diode to V_{DD} not implemented).
- 3. [] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

				Inpu	t	Output						
LQFP32	Pin name	Туре	floating	ndm	Ext. interrupt	High sink ⁽¹⁾	Speed	QO	ЬР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
1	NRST	I/O	-	<u>X</u>	-	-	-	-	-	Re	set	-
2	PA1/ OSCIN ⁽²⁾	I/O	X	х	х	-	01	х	x	Port A1	Resonator/ crystal in	-
3	PA2/ OSCOUT	I/O	<u>x</u>	х	х	-	01	х	х	Port A2	Resonator/ crystal out	-

Table 8. STM8AF6226 LQFP32 pin description



Table 8. STM8AF62								•	6301			,
				Inpu	t		Ou	tput				
LQFP32	Pin name	Туре	floating	ndw	Ext. interrupt	High sink ⁽¹⁾	Speed	QD	РР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
4	VSS	S	-	-	-	-	-	-	-	Digital	ground	-
5	VCAP	S	-	-	-	-	-	-	-	1.8 V regula	tor capacitor	-
6	VDD	S	-	-	-	-	-	-	-	Digital pov	ver supply	-
7	PA3/ TIM5_CH3 [SPI_NSS] [LINUART_TX]	I/O	x	x	x	HS	O3	x	x	Port A3	Timer 52 channel 3	SPI master/ slave select [AFR1]/ LINUART data transmit [AFR1:0]
8	PF4 [LINUART_RX]	I/O	X	x	-	-	01	x	x	Port F4	LINUART data receive [AFR1:0]	-
9	PB7	I/O	<u>X</u>	Х	Х	-	01	Х	Х	Port B7	-	-
10	PB6	I/O	x	х	х	-	01	х	х	Port B6	-	-
11	PB5/ I2C_SDA [TIM1_BKIN]	I/O	<u>x</u>	-	х	-	01	T ⁽³⁾	-	Port B5	I2C data	Timer 1 - break input [AFR4]
12	PB4/ I2C_SCL [ADC_ETR]	I/O	x	-	x	-	01	T ⁽³⁾	-	Port B4	I2C clock	ADC external trigger [AFR4]
13	PB3/ AIN3/TIM1_ET R	I/O	x	x	x	HS	O3	x	x	Port B3	Analog input 3/ Timer 1 external trigger	-
14	PB2/ AIN2/ TIM1_CH3N	I/O	X	x	x	HS	O3	x	x	Port B2	Analog input 2/ Timer 1 - inverted channel 3	-
15	PB1/ AIN1/ TIM1_CH2N	I/O	x	x	x	HS	O3	x	x	Port B1	Analog input 1/ Timer 1 - inverted channel 2	-
16	PB0/ AIN0/ TIM1_CH1N	I/O	X	x	x	HS	O3	x	x	Port B0	Analog input 0/ Timer 1 - inverted channel 1	-

Та	able 8. S	STM8AF6226	LQFP32 pin descr	iption (conti	nued)



Г

1

_

				Inpu	t		Ou	tput				
LQFP32	Pin name	Туре	floating	ndm	Ext. interrupt	High sink ⁽¹⁾	Speed	QO	РР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
17	PE5/ SPI_NSS [TIM1_CH1N]	I/O	x	x	x	HS	O3	х	x	Port E5	SPI master/ slave select	Timer 1 - inverted channel 1 [AFR1:0]
18	PC1/ TIM1_CH1/ LINUART_CK [TIM1_CH2N]	I/O	x	x	х	HS	O3	х	x	Port C1	Timer 1 - channel 1 LINUART clock	Timer 1 - inverted channel 2 [AFR1:0]
19	PC2/ TIM1_CH2 [TIM1_CH3N]	I/O	X	х	х	HS	O3	x	х	Port C2	Timer 1 - channel 2	Timer 1 - inverted channel 3 [AFR1:0]
20	PC3/ TIM1_CH3/[TLI] [TIM1_CH1N]	I/O	X	x	x	HS	O3	х	x	Port C3	Timer 1 - channel 3	Top level interrupt [AFR3] Timer 1 inverted channel 1 [AFR7]
21	PC4/ TIM1_CH4/ CLK_CCO/[AIN 2][TIM1_CH2N]	I/O	X	x	x	HS	O3	х	x	Port C4	Timer 1 - channel 4 /configurable clock output	Analog input 2 [AFR2]Timer 1 inverted channel 2 [AFR7]
22	PC5/SPI_SCK [TIM5_CH1]	I/O	x	x	x	HS	О3	х	x	Port C5	SPI clock	Timer 5 channel 1 [AFR0]
23	PC6/ SPI_MOSI [TIM1_CH1]	I/O	x	x	x	HS	О3	х	x	Port C6	PI master out/slave in	Timer 1 channel 1 [AFR0]
24	PC7/ SPI_MISO [TIM1_CH2]	I/O	x	x	x	HS	O3	х	x	Port C7	SPI master in/ slave out	Timer 1 channel 2[AFR0]
25	PD0/ TIM1_BKIN [CLK_CCO]	I/O	x	x	x	HS	О3	х	x	Port D0	Timer 1 - break input	Configurable clock output [AFR5]
26	PD1/ SWIM ⁽⁴⁾	I/O	х	<u>x</u>	х	HS	04	х	х	Port D1	SWIM data interface	-

Table 8. STM8AF6226 LQFP32 pin description (continued)							



				Inpu	t		Ou	tput				
LQFP32	Pin name	Туре	floating	ndw	Ext. interrupt	High sink ⁽¹⁾	Speed	QD	ЬР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
27	PD2/[AIN3] [TIM5_CH3]	I/O	x	x	x	HS	O3	х	x	Port D2	-	Analog input 3 [AFR2] Timer 52 - channel 3 [AFR1]
28	PD3/ AIN4/ TIM5_CH2/ ADC_ETR	I/O	X	x	x	HS	O3	х	x	Port D3	Analog input 4 Timer 52 - channel 2/ADC external trigger	-
29	PD4/ TIM5_CH1/ BEEP [LINUART_CK]	I/O	X	х	x	HS	O3	х	x	Port D4	Timer 5 - channel 1/BEEP output	LINUART clock [AFR2]
30	PD5/ AIN5/ LINUART_TX	I/O	x	x	x	HS	O3	х	x	Port D5	Analog input 5/ LINUART data transmit	-
31	PD6/ AIN6/ LINUART_RX	I/O	x	x	x	HS	O3	х	x	Port D6	Analog input 6/ LINUART data receive	-
32	PD7/ TLI [TIM1_CH4]	I/O	x	x	x	HS	О3	х	x	Port D7	Top level interrupt	Timer 1 - channel 4 [AFR6]

1. I/O pins used simultaneously for high current source/sink must be uniformly spaced around the package. In addition, the total driven current must respect the absolute maximum ratings (see *Section: Absolute maximum ratings*).

2. When the MCU is in Halt/Active-halt mode, PA1 is automatically configured in input weak pull-up and cannot be used for waking up the device. In this mode, the output state of PA1 is not driven. It is recommended to use PA1 only in input mode if Halt/Active-halt is used in the application.

3. In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to VDD are not implemented).

4. The PD1 pin is in input pull-up during the reset phase and after internal reset release.



5.3 Alternate function remapping

As shown in the rightmost column of *Table 6*, *Table 7* and *Table 8* some alternate functions can be remapped at different I/O ports by programming one of eight AFR (alternate function remap) option bits. Refer to *Section 8: Option bytes on page 47*. When the remapping option is active, the default alternate function is no longer available.

To use an alternate function, the corresponding peripheral must be enabled in the peripheral registers.

Alternate function remapping does not effect GPIO capabilities of the I/O ports (see the GPIO section of STM8S series and STM8AF series 8-bit microcontrollers reference manual, RM0016).



6 Memory and register map

6.1 Memory map



Figure 6. Memory map



Flash program memory size	Flash program memory end address	RAM size	RAM end address	Stack roll-over address
8 K	0x00 9FFF	1 K	0x00 03FF	0x00 0200
4 K	0x00 8FFF			0,00 0200

 Table 9. Memory model for the devices covered in this datasheet

6.2 Register map

6.2.1 I/O port hardware register map

Table 10. I/O port hardware reg	ister map
---------------------------------	-----------

Address	Block	Register label	Register name	Reset status
0x00 5000		PA_ODR	Port A data output latch register	0x00
0x00 5001		PA_IDR	Port A input pin value register	0xXX ⁽¹⁾
0x00 5002	Port A	PA_DDR	Port A data direction register	0x00
0x00 5003		PA_CR1	Port A control register 1	0x00
0x00 5004		PA_CR2	Port A control register 2	0x00
0x00 5005		PB_ODR	Port B data output latch register	0x00
0x00 5006		PB_IDR	Port B input pin value register	0xXX ⁽¹⁾
0x00 5007	Port B	PB_DDR	Port B data direction register	0x00
0x00 5008		PB_CR1	Port B control register 1	0x00
0x00 5009		PB_CR2	Port B control register 2	0x00
0x00 500A		PC_ODR	Port C data output latch register	0x00
0x00 500B		PB_IDR	Port C input pin value register	0xXX ⁽¹⁾
0x00 500C	Port C	PC_DDR	Port C data direction register	0x00
0x00 500D		PC_CR1	Port C control register 1	0x00
0x00 500E		PC_CR2	Port C control register 2	0x00
0x00 500F		PD_ODR	Port D data output latch register	0x00
0x00 5010		PD_IDR	Port D input pin value register	0xXX ⁽¹⁾
0x00 5011	Port D	PD_DDR	Port D data direction register	0x00
0x00 5012		PD_CR1	Port D control register 1	0x02
0x00 5013		PD_CR2	Port D control register 2	0x00



Address	Block	Register label	Register name	Reset status					
0x00 5014		PE_ODR	Port E data output latch register	0x00					
0x00 5015	Port E	PE_IDR	Port E input pin value register	0xXX ⁽¹⁾					
0x00 5016		PE_DDR	Port E data direction register	0x00					
0x00 5017		PE_CR1	Port E control register 1	0x00					
0x00 5018		PE_CR2	Port E control register 2	0x00					
0x00 5019		PF_ODR	Port F data output latch register	0x00					
0x00 501A		PF_IDR	Port F input pin value register	0xXX ⁽¹⁾					
0x00 501B	Port F	PF_DDR	Port F data direction register	0x00					
0x00 501C		PF_CR1	Port F control register 1	0x00					
0x00 501D		PF_CR2	Port F control register 2	0x00					

 Table 10. I/O port hardware register map (continued)

1. Depends on the external circuitry.

Address	Block	Register label	Register name	Reset status					
0x00 501E to 0x00 5069		Reserved area (60 byte)							
0x00 505A		FLASH_CR1	Flash control register 1	0x00					
0x00 505B		FLASH_CR2	Flash control register 2	0x00					
0x00 505C		FLASH_NCR2	Flash complementary control register 2	0xFF					
0x00 505D	Flash	FLASH_FPR	Flash protection register	0x00					
0x00 505E		FLASH_NFPR	Flash complementary protection register	0xFF					
0x00 505F		FLASH_IAPSR	Flash in-application programming status register	0x40					
0x00 5060 to 0x00 5061		F	teserved area (2 byte)						
0x00 5062	Flash	FLASH_PUKR	Flash Program memory unprotection register	0x00					
0x00 5063		F	Reserved area (1 byte)						
0x00 5064	Flash	FLASH_DUKR	Data EEPROM unprotection register	0x00					
0x00 5065 to 0x00 509F		Reserved area (59 byte)							
0x00 50A0	ITC	EXTI_CR1	External interrupt control register 1	0x00					
0x00 50A1		EXTI_CR2	External interrupt control register 2	0x00					
0x00 50A2 to 0x00 50B2		R	eserved area (17 byte)						

Table 11. General hardware register map


Reset					
Address	Block	Register label	egister label Register name		
0x00 50B3	RST	RST_SR	Reset status register	0xXX ⁽¹⁾	
0x00 50B4 to 0x00 50BF		Re	eserved area (12 byte)		
0x00 50C0	CLK	CLK_ICKR	Internal clock control register	0x01	
0x00 50C1	ULK	CLK_ECKR	External clock control register	0x00	
0x00 50C2	Reserved area (1 byte)				
0x00 50C3		CLK_CMSR	Clock master status register	0xE1	
0x00 50C4		CLK_SWR	Clock master switch register	0xE1	
0x00 50C5		CLK_SWCR	Clock switch control register	0xXX	
0x00 50C6	CLK	CLK_CKDIVR	Clock divider register	0x18	
0x00 50C7		CLK_PCKENR1	Peripheral clock gating register 1	0xFF	
0x00 50C8		CLK_CSSR	Clock security system register	0x00	
0x00 50C9		CLK_CCOR	Configurable clock control register	0x00	
0x00 50CA		CLK_PCKENR2	Peripheral clock gating register 2	0xFF	
0x00 50CB	Reserved area (1 byte)				
0x00 50CC		CLK_HSITRIMR	HSI clock calibration trimming register	0x00	
0x00 50CD	CLK	CLK_SWIMCCR	SWIM clock control register	0bXXXX XXX0	
0x00 50CE to 0x00 50D0		Reserved area (3 byte)			
0x00 50D1		WWDG_CR	WWDG control register	0x7F	
0x00 50D2	WWDG	WWDG_WR	WWDR window register	0x7F	
0x00 50D3 to 0x00 50DF		Re	eserved area (13 byte)		
0x00 50E0		IWDG_KR	IWDG key register	0xXX ⁽²⁾	
0x00 50E1	IWDG	IWDG_PR	IWDG prescaler register	0x00	
0x00 50E2		IWDG_RLR	IWDG reload register	0xFF	
0x00 50E3 to 0x00 50EF		Re	eserved area (13 byte)		
0x00 50F0		AWU_CSR1	AWU control/status register 1	0x00	
0x00 50F1	AWU	AWU_APR	AWU asynchronous prescaler buffer register	0x3F	
0x00 50F2		AWU_TBR	AWU timebase selection register	0x00	
0x00 50F3	BEEP	BEEP_CSR	BEEP control/status register	0x1F	
0x00 50F4 to 0x00 50FF		Re	eserved area (12 byte)		

Table 11.	General hardwar	e register map	(continued)



Table 11. General naroware register map (continued)						
Address	Block	Register label	Register name	Reset status		
0x00 5200		SPI_CR1	SPI control register 1	0x00		
0x00 5201		SPI_CR2	SPI control register 2	0x00		
0x00 5202		SPI_ICR	SPI interrupt control register	0x00		
0x00 5203	SDI	SPI_SR	SPI status register	0x02		
0x00 5204	SPI	SPI_DR	SPI data register	0x00		
0x00 5205		SPI_CRCPR	SPI CRC polynomial register	0x07		
0x00 5206		SPI_RXCRCR	SPI Rx CRC register	0xFF		
0x00 5207		SPI_TXCRCR	SPI Tx CRC register	0xFF		
0x00 5208 to 0x00 520F		Reserved area (8 byte)				
0x00 5210		I2C_CR1	I2C control register 1	0x00		
0x00 5211		I2C_CR2	I2C control register 2	0x00		
0x00 5212		I2C_FREQR	I2C frequency register	0x00		
0x00 5213		I2C_OARL	I2C own address register low	0x00		
0x00 5214		I2C_OARH I2C own address register high		0x00		
0x00 5215			Reserved area (1 byte)			
0x00 5216		I2C_DR	I2C data register	0x00		
0x00 5217	I2C	I2C_SR1	I2C status register 1	0x00		
0x00 5218		I2C_SR2	I2C status register 2	0x00		
0x00 5219		I2C_SR3	I2C status register 3	0x00		
0x00 521A		I2C_ITR	I2C interrupt control register	0x00		
0x00 521B		I2C_CCRL	I2C clock control register low	0x00		
0x00 521C		I2C_CCRH	I2C clock control register high	0x00		
0x00 521D		I2C_TRISER	I2C TRISE register	0x02		
0x00 521E		I2C_PECR	I2C packet error checking register	0x00		
0x00 521F to 0x00 522F		Re	eserved area (17 byte)			

 Table 11. General hardware register map (continued)



Address	Block	Register label Register name		Reset status	
0x00 5230		UART4_SR	LINUART status register	0xC0	
0x00 5231		UART4_DR	LINUART data register	0xXX	
0x00 5232		UART4_BRR1	LINUART baud rate register 1	0x00	
0x00 5233		UART4_BRR2	LINUART baud rate register 2	0x00	
0x00 5234		UART4_CR1	LINUART control register 1	0x00	
0x00 5235		UART4_CR2	LINUART control register 2	0x00	
0x00 5236	LINUARI	UART4_CR3	LINUART control register 3	0x00	
0x00 5237		UART4_CR4	LINUART control register 4	0x00	
0x00 5238			Reserved		
0x00 5239		UART4_CR6	LINUART control register 6	0x00	
0x00 523A		UART4_GTR	LINUART guard time register	0x00	
0x00 523B		UART4_PSCR	LINUART prescaler	0x00	
0x00 523C to 0x00 523F	Reserved area (20 byte)				

Table 11	General	hardware	rogistor	man	(continued)	
	General	naiuwaie	register	map	(continueu)	



Address	Block	Register label	are register map (continued) Register name	Reset status
0x00 5250		TIM1_CR1	TIM1 control register 1	0x00
0x00 5251		TIM1_CR2	TIM1 control register 2	0x00
0x00 5252		TIM1_SMCR	TIM1 slave mode control register	0x00
0x00 5253		TIM1_ETR	TIM1 external trigger register	0x00
0x00 5254		TIM1_IER	TIM1 Interrupt enable register	0x00
0x00 5255		TIM1_SR1	TIM1 status register 1	0x00
0x00 5256		TIM1_SR2	TIM1 status register 2	0x00
0x00 5257		TIM1_EGR	TIM1 event generation register	0x00
0x00 5258		TIM1_CCMR1	TIM1 capture/compare mode register 1	0x00
0x00 5259		TIM1_CCMR2	TIM1 capture/compare mode register 2	0x00
0x00 525A		TIM1_CCMR3	TIM1 capture/compare mode register 3	0x00
0x00 525B		TIM1_CCMR4	TIM1 capture/compare mode register 4	0x00
0x00 525C		TIM1_CCER1	TIM1 capture/compare enable register 1	0x00
0x00 525D		TIM1_CCER2	TIM1 capture/compare enable register 2	0x00
0x00 525E		TIM1_CNTRH	TIM1 counter high	0x00
0x00 525F	TIM1	TIM1_CNTRL	TIM1 counter low	0x00
0x00 5260		TIM1_PSCRH	TIM1 prescaler register high	0x00
0x00 5261		TIM1_PSCRL	TIM1 prescaler register low	0x00
0x00 5262		TIM1_ARRH	TIM1 auto-reload register high	0xFF
0x00 5263		TIM1_ARRL	TIM1 auto-reload register low	0xFF
0x00 5264		TIM1_RCR	TIM1 repetition counter register	0x00
0x00 5265		TIM1_CCR1H	TIM1 capture/compare register 1 high	0x00
0x00 5266		TIM1_CCR1L	TIM1 capture/compare register 1 low	0x00
0x00 5267		TIM1_CCR2H	TIM1 capture/compare register 2 high	0x00
0x00 5268		TIM1_CCR2L	TIM1 capture/compare register 2 low	0x00
0x00 5269		TIM1_CCR3H	TIM1 capture/compare register 3 high	0x00
0x00 526A		TIM1_CCR3L	TIM1 capture/compare register 3 low	0x00
0x00 526B		TIM1_CCR4H	TIM1 capture/compare register 4 high	0x00
0x00 526C		TIM1_CCR4L	TIM1 capture/compare register 4 low	0x00
0x00 526D		TIM1_BKR	TIM1 break register	0x00
0x00 526E		TIM1_DTR	TIM1 dead-time register	0x00
0x00 526F		TIM1_OISR	TIM1 output idle state register	0x00
0x00 5270 to 0x00 52FF		Re	eserved area (147 byte)	

 Table 11. General hardware register map (continued)



AddressBlockRegister labelRegister names0x00 5300TIM5_CR1TIM5 control register 110x00 5301TIM5_CR2TIM5 control register 210x00 5302TIM5_SMCRTIM5 slave mode control register10x00 5303TIM5_IERTIM5 interrupt enable register10x00 5304TIM5_SR1TIM5 status register 110x00 5306TIM5_EGRTIM5 event generation register10x00 5307TIM5_CCMR1TIM5 capture/compare mode register 210x00 5308TIM5_CCMR3TIM5 capture/compare mode register 310x00 5308TIM5_CCER1TIM5 capture/compare enable register 110x00 5308TIM5TIM5_CCER2TIM5 capture/compare enable register 21	Reset 0x00 0x00
0x00 5301TIM5_CR2TIM5 control register 20x00 5302TIM5_SMCRTIM5 slave mode control register0x00 5303TIM5_IERTIM5 interrupt enable register0x00 5304TIM5_SR1TIM5 status register 10x00 5305TIM5_SR2TIM5 status register 20x00 5306TIM5_EGRTIM5 event generation register0x00 5308TIM5_CCMR1TIM5 capture/compare mode register 20x00 5309TIM5_CCER1TIM5 capture/compare mode register 30x00 5308TIM5_TIM5_CCER1TIM5 capture/compare enable register 2	0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x0
0x00 5302TIM5_SMCRTIM5 slave mode control register0x00 5303TIM5_IERTIM5 interrupt enable register10x00 5304TIM5_SR1TIM5 status register 110x00 5305TIM5_SR2TIM5 status register 210x00 5306TIM5_EGRTIM5 event generation register10x00 5307TIM5_CCMR1TIM5 capture/compare mode register 110x00 5308TIM5_CCMR2TIM5 capture/compare mode register 210x00 530ATIM5_CCER1TIM5 capture/compare mode register 310x00 530BTIM5TIM5_CCER2TIM5 capture/compare enable register 11	0x00 0x00 0x00 0x00 0x00 0x00 0x00
0x00 5303TIM5_IERTIM5 interrupt enable register0x00 5304TIM5_SR1TIM5 status register 10x00 5305TIM5_SR2TIM5 status register 20x00 5306TIM5_EGRTIM5 event generation register0x00 5307TIM5_CCMR1TIM5 capture/compare mode register 10x00 5308TIM5_CCMR2TIM5 capture/compare mode register 20x00 5308TIM5_CCER1TIM5 capture/compare mode register 30x00 5308TIM5_CCER1TIM5 capture/compare enable register 10x00 5308TIM5TIM5_CCER2TIM5 capture/compare enable register 2	0x00 0x00 0x00 0x00 0x00 0x00
0x00 5304 TIM5_SR1 TIM5 status register 1 0x00 5305 TIM5_SR2 TIM5 status register 2 0x00 5306 TIM5_EGR TIM5 event generation register 0x00 5307 TIM5_CCMR1 TIM5 capture/compare mode register 2 0x00 5308 TIM5_CCMR2 TIM5 capture/compare mode register 3 0x00 530A TIM5_CCER1 TIM5 capture/compare enable register 3 0x00 530B TIM5 TIM5_CCER2 TIM5 capture/compare enable register 2	0x00 0x00 0x00 0x00 0x00 0x00
0x00 5305 TIM5_SR2 TIM5 status register 2 0x00 5306 TIM5_EGR TIM5 event generation register 0x00 5307 TIM5_CCMR1 TIM5 capture/compare mode register 1 0x00 5308 TIM5_CCMR2 TIM5 capture/compare mode register 2 0x00 5309 TIM5_CCER1 TIM5 capture/compare mode register 3 0x00 530A TIM5_CCER1 TIM5 capture/compare enable register 1 0x00 530B TIM5 TIM5_CCER2 TIM5 capture/compare enable register 2	0x00 0x00 0x00 0x00 0x00
0x00 5306 TIM5_EGR TIM5 event generation register 0x00 5307 TIM5_CCMR1 TIM5 capture/compare mode register 1 0x00 5308 TIM5_CCMR2 TIM5 capture/compare mode register 2 0x00 5309 TIM5_CCER1 TIM5 capture/compare mode register 3 0x00 530A TIM5_CCER1 TIM5 capture/compare enable register 1 0x00 530B TIM5 TIM5_CCER2 TIM5 capture/compare enable register 2	0x00 0x00 0x00 0x00
0x00 5307 TIM5_CCMR1 TIM5 capture/compare mode register 1 0x00 5308 TIM5_CCMR2 TIM5 capture/compare mode register 2 0x00 5309 TIM5_CCER1 TIM5 capture/compare mode register 3 0x00 530A TIM5_CCER1 TIM5 capture/compare enable register 1 0x00 530B TIM5 TIM5_CCER2 TIM5 capture/compare enable register 2	0x00 0x00 0x00
0x00 5308 TIM5_CCMR2 TIM5 capture/compare mode register 2 0x00 5309 TIM5_CCMR3 TIM5 capture/compare mode register 3 0x00 530A TIM5_CCER1 TIM5 capture/compare enable register 1 0x00 530B TIM5 TIM5_CCER2 TIM5 capture/compare enable register 2	0x00 0x00
0x00 5309 TIM5_CCMR3 TIM5 capture/compare mode register 3 0x00 530A TIM5_CCER1 TIM5 capture/compare enable register 1 0x00 530B TIM5 TIM5_CCER2 TIM5 capture/compare enable register 2	0x00
0x00 530A TIM5_CCER1 TIM5 capture/compare enable register 1 0x00 530B TIM5 TIM5_CCER2 TIM5 capture/compare enable register 2	
0x00 530B TIM5 TIM5_CCER2 TIM5 capture/compare enable register 2	0x00
	-
00 530C0x TIM5_CNTRH TIM5 counter high	0x00
	0x00
0x00 530D TIM5_CNTRL TIM5 counter low	0x00
0x00 530E TIM5_PSCR TIM5 prescaler register	0x00
0x00 530F TIM5_ARRH TIM5 auto-reload register high	0xFF
0x00 5310 TIM5_ARRL TIM5 auto-reload register low	0xFF
0x00 5311 TIM5_CCR1H TIM5 capture/compare register 1 high	0x00
0x00 5312 TIM5_CCR1L TIM5 capture/compare register 1 low	0x00
0x00 5313 TIM5_CCR2H TIM5 capture/compare reg. 2 high	0x00
0x00 5314 TIM5_CCR2L TIM5 capture/compare register 2 low	0x00
0x00 5315 TIM5_CCR3H TIM5 capture/compare register 3 high	0x00
0x00 5316 TIM5_CCR3L TIM5 capture/compare register 3 low	0x00
0x00 5317 to 0x00 533F Reserved area (43 byte)	
0x00 5340 TIM6_CR1 TIM6 control register 1	0x00
0x00 5341 TIM6_CR2 TIM6 control register 2	0x00
0x00 5342 TIM6_SMCR TIM6 slave mode control register	0x00
0x00 5343 TIM6_IER TIM6 interrupt enable register	0x00
0x00 5344 TIM6 TIM6_SR TIM6 status register	0x00
0x00 5345 TIM6_EGR TIM6 event generation register	0x00
0x00 5346 TIM6_CNTR TIM6 counter	0x00
0x00 5347 TIM6_PSCR TIM6 prescaler register	0x00
0x00 5348 TIM6_ARR TIM6 auto-reload register	0xFF

 Table 11. General hardware register map (continued)



Table 11. General hardware register map (continued)				
Address	Block	Block Register label Register name		Reset status
0x00 5349 to 0x00 53DF		Reserved area (153 byte)		
0x00 53E0 to 0x00 53F3	ADC1	ADC _DBxR	ADC data buffer registers	0x00
0x00 53F4 to 0x00 53FF		Reserved area (12 byte)		
0x00 5400		ADC _CSR	ADC control/status register	0x00
0x00 5401		ADC_CR1	ADC configuration register 1	0x00
0x00 5402		ADC_CR2	ADC configuration register 2	0x00
0x00 5403		ADC_CR3	ADC configuration register 3	0x00
0x00 5404	* * *	ADC_DRH	ADC data register high	0xXX
0x00 5405		ADC_DRL	ADC data register low	0xXX
0x00 5406		ADC_TDRH	ADC Schmitt trigger disable register high	0x00
0x00 5407	ADC1	ADC_TDRL	ADC Schmitt trigger disable register low	0x00
0x00 5408	ADCT	ADC _HTRH	ADC high threshold register high	0xFF
0x00 5409		ADC_HTRL	ADC high threshold register low	0x03
0x00 540A		ADC _LTRH	ADC low threshold register high	0x00
0x00 540B		ADC_LTRL	ADC low threshold register low	0x00
0x00 540C		ADC_AWSRH	ADC watchdog status register high	0x00
0x00 540D		ADC_AWSRL	ADC watchdog status register low	0x00
0x00 540E		ADC_AWCRH	ADC watchdog control register high	0x00
0x00 540F		ADC _AWCRL	ADC watchdog control register low	0x00
0x00 5410 to 0x00 57FF		Re	served area (1008 byte)	

Table 11. Gen	eral hardware r	register map	(continued)
	or ar mar a mar o r	ogiotoi map	oomaoa

1. Depends on the previous reset source.

2. Write only register.



6.2.2 CPU/SWIM/debug module/interrupt controller registers

	Table		ug module/interrupt controller registers	Reset	
Address	Block	Register label	Register name	status	
0x00 7F00		А	Accumulator	0x00	
0x00 7F01		PCE	Program counter extended	0x00	
0x00 7F02		PCH	Program counter high	0x00	
0x00 7F03		PCL	Program counter low	0x00	
0x00 7F04		ХН	X index register high	0x00	
0x00 7F05	CPU ⁽¹⁾	XL	X index register low	0x00	
0x00 7F06	· · · · · · · · · · · · · · · · · · ·	YH	Y index register high	0x00	
0x00 7F07		YL	Y index register low	0x00	
0x00 7F08		SPH	Stack pointer high	0x03	
0x00 7F09		SPL	Stack pointer low	0xFF	
0x00 7F0A		CCR	Condition code register	0x28	
0x00 7F0B to 0x00 7F5F	Reserved area (85 byte)			·	
0x00 7F60	CPU	CFG_GCR	Global configuration register	0x00	
0x00 7F70		ITC_SPR1	Interrupt software priority register 1	0xFF	
0x00 7F71		ITC_SPR2	Interrupt software priority register 2	0xFF	
0x00 7F72		ITC_SPR3	Interrupt software priority register 3	0xFF	
0x00 7F73	ITC	ITC_SPR4	Interrupt software priority register 4	0xFF	
0x00 7F74	ne	ITC_SPR5	Interrupt software priority register 5	0xFF	
0x00 7F75		ITC_SPR6	Interrupt software priority register 6	0xFF	
0x00 7F76		ITC_SPR7	Interrupt software priority register 7	0xFF	
0x00 7F77		ITC_SPR8	Interrupt software priority register 8	0xFF	
0x00 7F78 to 0x00 7F79	Reserved area (2 byte)				
0x00 7F80	SWIM	SWIM_CSR	SWIM control status register	0x00	
0x00 7F81 to 0x00 7F8F		Reserved area (15 byte)			

Table 12. CPU/SWIM/debug module/interrupt controller registers



Table 12. CF 0/3Wim/debug module/interrupt controller registers (continueu)				
Address	Block	Register label Register name		Reset status
0x00 7F90		DM_BK1RE	DM breakpoint 1 register extended byte	0xFF
0x00 7F91		DM_BK1RH	DM breakpoint 1 register high byte	0xFF
0x00 7F92		DM_BK1RL	DM breakpoint 1 register low byte	0xFF
0x00 7F93		DM_BK2RE	DM breakpoint 2 register extended byte	0xFF
0x00 7F94		DM_BK2RH	DM breakpoint 2 register high byte	0xFF
0x00 7F95	DM	DM_BK2RL	DM breakpoint 2 register low byte	0xFF
0x00 7F96		DM_CR1	DM debug module control register 1	0x00
0x00 7F97		DM_CR2	DM debug module control register 2	0x00
0x00 7F98		DM_CSR1	DM debug module control/status register 1	0x10
0x00 7F99		DM_CSR2	DM debug module control/status register 2	0x00
0x00 7F9A		DM_ENFCTR	DM enable function register	0xFF
0x00 7F9B to 0x00 7F9F	Reserved area (5 byte)			

Table 12. CPU/SWIM/debug module/interrupt controller registers (continued)

1. Accessible by debug module only



7

Interrupt vector mapping

Priority	Source block	Description	Wakeup from halt mode	Wakeup from active-halt mode	Interrupt vector address
—	Reset	Reset	Yes	Yes	0x00 8000
—	TRAP	Software interrupt	-	-	0x00 8004
0	TLI	External top level interrupt	-	-	0x00 8008
1	AWU	Auto-wakeup from Halt	-	Yes	0x00 800C
2	Clock controller	Clock controller	-	-	0x00 8010
3	EXTI0	Port A external interrupts	Yes ⁽¹⁾	Yes ⁽¹⁾	0x00 8014
4	EXTI1	Port B external interrupts	Yes	Yes	0x00 8018
5	EXTI2	Port C external interrupts	Yes	Yes	0x00 801C
6	EXTI3	Port D external interrupts	Yes	Yes	0x00 8020
7	EXTI4	Port E external interrupts	Yes	Yes	0x00 8024
8	EXTI5	Port F	-	-	0x00 8028
9	Reserved	-	-	-	0x00 802C
10	SPI	End of transfer	Yes	Yes	0x00 8030
11	TIM1	TIM1 update/overflow/ underflow/trigger/break	-	-	0x00 8034
12	TIM1	TIM1 capture/compare	-	-	0x00 8038
13	TIM5	TIM5 update/overflow/trigger	-	-	0x00 803C
14	TIM5	TIM5 capture/compare	-	-	0x00 8040
15	Reserved	-	-	-	0x00 8044
16	Reserved	-	-	-	0x00 8048
17	LINUART	Tx complete	-	-	0x00 804C
18	LINUART	Receive register DATA FULL	-	-	0x00 8050
19	l ² C	I ² C interrupts	Yes	Yes	0x00 8054
20	Reserved	-	-	-	0x00 8058
21	Reserved	-	-	-	0x00 805C
22	ADC1	ADC1 end of conversion/analog watchdog interrupt	-	-	0x00 8060

Table 13. Interrupt mapping



Priority	Source block	Description	Wakeup from halt mode	Wakeup from active-halt mode	Interrupt vector address
23	TIM6	TIM6 update/overflow/trigger	-	-	0x00 8064
24	Flash	EOP/WR_PG_DIS	-	-	0x00 8068

Table 13. Interrupt mapping (continued)

1. Except PA1.



8 Option bytes

Option bytes contain configurations for device hardware features as well as the memory protection of the device. Except for the ROP (read-out protection) byte, each option byte has to be stored twice, in a regular form (OPTx) and a complemented one (NOPTx) for redundancy.

Option bytes can be modified in ICP mode (via SWIM) by accessing the EEPROM address shown in *Table 14: Option bytes* below.

Option bytes can also be modified 'on the fly' by the application in IAP mode, except the ROP and UBC options that can only be modified in ICP mode (via SWIM).

Refer to the STM8 Flash programming manual (PM0051) and STM8 SWIM communication protocol and debug module user manual (UM0470) for information on SWIM programming procedures.

A statu	Option	Option	Option bits						Factory		
Addr.	name	byte no.	7	6	5	4	3	2	1	0	default setting
0x00 4800	Read-out protection (ROP)	OPT0		ROP[7:0]					0x00		
0x00 4801	User boot	OPT1		UBC[7:0]						0x00	
0x00 4802	code (UBC)	NOPT1				NUI	BC[7:0]				0xFF
0x00 4803	Alternate function	OPT2	AFR7	AFR6	AFR5	AFR4	AFR3	AFR2	AFR1	AFR0	0x00
0x00 4804	remapping (AFR)	NOPT2	NAFR7	NAFR6	NAFR 5	NAFR 4	NAFR 3	NAFR 2	NAFR 1	NAFR 0	0xFF
0x00 4805	Miscell.	OPT3		Reserved		HSI TRIM	LSI _EN	IWDG _HW	WWDG _HW	WWDG _HALT	0x00
0x00 4806	option	NOPT3		Reserved		NHSI TRIM	NLSI _EN	NIWDG _HW	NWWDG _HW	NWWG _HALT	0xFF
0x00 4807	Clock option	OPT4		Re	served		EXT CLK	CKAWU SEL	PRS C1	PRS C0	0x00
0x00 4808	 Clock option 	NOPT4		Re	served		NEXT CLK	NCKAWU SEL	NPRS C1	NPRS C0	0xFF
0x00 4809	HSE clock startup	OPT5				HSE	CNT[7:0]			<u>.</u>	0x00
0x00 480A		NOPT5				NHSE	CNT[7:0]				0xFF

Table 14. Option bytes



8.1 Option byte description

Table	15.	Option	bvte	description
Iabio		option	~ ,	accomption

Option byte no.	Description
OPT0	ROP[7:0]: Memory readout protection (ROP) 0xAA: Enable readout protection (write access via SWIM protocol) Note: Refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016) section on Flash/EEPROM memory readout protection for details.
OPT1	UBC[7:0]: User boot code area 0x00: No UBC, no write-protection 0x01: Page 0 defined as UBC, memory write-protected 0x02: Page 0 to 1 defined as UBC, memory write-protected Pages 0 and 1 contain the interrupt vectors. 0x7F: Pages 0 to 126 defined as UBC, memory write-protected Other values: Page 0 to 127 defined as UBC, memory write-protected. <i>Note: Refer to STM8S series and STM8AF series 8-bit microcontrollers</i> <i>reference manual (RM0016) section on Flash/EEPROM write protection</i>
OPT2	for more details. AFR[7:0] Refer to the following sections for the alternate function remapping descriptions of bits [7:2] and [1:0] respectively.
	HSITRIM: high-speed internal clock trimming register size 0: 3-bit trimming supported in CLK_HSITRIMR register 1: 4-bit trimming supported in CLK_HSITRIMR register
	LSI_EN: low-speed internal clock enable 0: LSI clock is not available as CPU clock source 1: LSI clock is available as CPU clock source
ОРТ3	IWDG_HW: Independent watchdog 0: IWDG independent watchdog activated by software 1: IWDG independent watchdog activated by hardware
	WWDG_HW: Window watchdog activation 0: WWDG window watchdog activated by software 1: WWDG window watchdog activated by hardware
	WWDG_HALT: Window watchdog reset on Halt 0: No reset generated on Halt if WWDG active 1: Reset generated on Halt if WWDG active

Option byte no.	Description			
	EXTCLK: External clock selection 0: External crystal connected to OSCIN/OSCOUT 1: External clock signal on OSCIN			
OPT4	CKAWUSEL: Auto-wakeup unit/clock 0: LSI clock source selected for AWU 1: HSE clock with prescaler selected as clock source for AWU			
	PRSC[1:0]: AWU clock prescaler 0x: 16 MHz to 128 kHz prescaler 10: 8 MHz to 128 kHz prescaler 11: 4 MHz to 128 kHz prescaler			
OPT5	HSECNT[7:0]: HSE crystal oscillator stabilization time 0x00: 2048 HSE cycles 0xB4: 128 HSE cycles 0xD2: 8 HSE cycles 0xE1: 0.5 HSE cycles			

Table 15. Option byte description (continued)

8.2 STM8AF6213/23/23A/26 alternate function remapping bits

Option byte number	Description ⁽¹⁾			
	AFR7: Alternate function remapping option 7 0: AFR7 remapping option inactive: default alternate function ⁽²⁾ 1: Port C3 alternate function = TIM1_CH1N; port C4 alternate function = TIM1_CH2N			
	AFR6: Alternate function remapping option 6			
	0: AFR6 remapping option inactive: default alternate function ⁽²⁾ 1: Port D7 alternate function = TIM1_CH4.			
	AFR5: Alternate function remapping option 5			
	0: AFR5 remapping option inactive: default alternate function ⁽²⁾ . 1: Port D0 alternate function = CLK_CCO.			
OPT2	AFR4: Alternate function remapping option 4			
	0: AFR4 remapping option inactive: default alternate function ⁽²⁾ . 1: Port B4 alternate function = ADC_ETR; port B5 alternate function = TIM1_BKIN.			
	AFR3: Alternate function remapping option 3			
	0: AFR3 remapping option inactive: default alternate function ⁽²⁾ 1: Port C3 alternate function = TLI			
	AFR2: Alternate function remapping option 2			
	 0: AFR2 remapping option inactive: default alternate function ⁽²⁾ 1: Port C4 alternate function = AIN2; port D2 alternate function = AIN3; port D4 alternate function = LINUART_CK 			

1. Do not use more than one remapping option in the same port.

2. Refer to the pin description.



Option byte number	Description ⁽¹⁾			
Option byte number	Description ⁽¹⁾ AFR7: Alternate function remapping option 7 0: AFR7 remapping option inactive: default alternate function ⁽²⁾ 1: Port C3 alternate function = TIM1_CH1N; port C4 alternate function remapping option 6 Reserved AFR6: Alternate function remapping option 5 Reserved AFR4: Alternate function remapping option 4 0: AFR4 remapping option inactive: default alternate function ⁽²⁾ . 1: Port B4 alternate function = ADC_ETR; port B5 alternate function = TIM1_BKIN. AFR3: Alternate function remapping option 3 0: AFR3 remapping option inactive: default alternate function ⁽²⁾ 1: Port C3 alternate function = TLI AFR2: Alternate function remapping option 2 0: AFR2 remapping option inactive: default alternate function ⁽²⁾ 1: Port D4 alternate function remapping option 2 0: AFR2 remapping option inactive: default alternate function ⁽²⁾ 1: Port D4 alternate function = LINUART CK			

Table 17. STM8AF6213 and STM8AF6223 alternate function remapping bits [7:2] for 20-pin packages

1. Do not use more than one remapping option in the same port.

2. Refer to the pin description.

Table 18. STM8AF6223A alternate function remapping bits [7:2] for 20-pin packages

Option byte number	Description ⁽¹⁾			
	AFR7: Alternate function remapping option 7			
	0: AFR7 remapping option inactive: default alternate function ⁽²⁾ 1: Port C4 alternate function = TIM1_CH2N			
	AFR6: Alternate function remapping option 6			
	Reserved			
	AFR5: Alternate function remapping option 5			
	Reserved			
OPT2	AFR4: Alternate function remapping option 4			
	 0: AFR4 remapping option inactive: default alternate function ⁽²⁾. 1: Port B4 alternate function = ADC_ETR; port B5 alternate function = TIM1_BKIN. 			
	AFR3: Alternate function remapping option 3			
	Reserved.			
	AFR2: Alternate function remapping option 2			
	0: AFR2 remapping option inactive: default alternate function ⁽²⁾ 1: Port D4 alternate function = LINUART_CK			

1. Do not use more than one remapping option in the same port.

2. Refer to the pin description.



AFR1 option bit value	AFR0 option bit value	I/O port	Alternate function mapping	
0	0	AFR1 and AFR0 remapping options inactive: Default alternate functions ⁽¹⁾		
		PC5	TIM5_CH1	
0	1	PC6	TIM1_CH1	
		PC7	TIM1_CH2	
1	0	PA3	SPI_NSS	
	Ū	PD2	TIM5_CH3	
	1 ⁽²⁾	PD2	TIM5_CH3	
		PC5	TIM5_CH1	
		PC6	TIM1_CH1	
		PC7	TIM1_CH2	
1 ⁽²⁾		PC2	TIM1_CH3N	
		PC1	TIM1_CH2N	
		PE5	TIM1_CH1N	
		PA3	LINUART_TX	
		PF4	LINUART_RX	

 Table 19. STM8AF6226 alternate function remapping bits [1:0] for 32-pin packages

1. Refer to the pin descriptions.

 If both AFR1 and AFR0 option bits are set, the SPI hardware NSS management feature is no more available. If this remapping option is selected and the SPI is enabled, the SSM bit must be configured in the SPI_CR2 register to select software NSS management.

Table 20. STM8AF6213/STM8AF6223 alternate function remapping bits [1:0]
for 20-pin packages

AFR1 option bit value	AFR0 option bit value	I/O port	Alternate function mapping				
0	0	AFR1 and AFR0 remapping options inactive: Default alternate functions ⁽¹⁾					
	1	PC5	TIM5_CH1				
0		PC6	TIM1_CH1				
		PC7	TIM1_CH2				
1	0	PA3	SPI_NSS				
		PD2	TIM5_CH3				

AFR1 option bit value	AFR0 option bit value	I/O port	Alternate function mapping																	
		PD2	TIM5_CH3																	
		PC5	TIM5_CH1																	
		PC6	TIM1_CH1																	
1	1	PC7	TIM1_CH2																	
		PC2	Not available																	
		PC1	Not available																	
												-	-						PE5	Not available
		PA3	SPI_NSS																	
		PF4	Not available																	

Table 20. STM8AF6213/STM8AF6223 alternate function remapping bits [1:0] for 20-pin packages (continued)

1. Refer to the pin descriptions.

AFR1 option bit value	AFR0 option bit value	I/O port	Alternate function mapping		
0	0		FR0 remapping options inactive: ault alternate functions ⁽¹⁾		
		PC5	TIM5_CH1		
0	1	PC6	TIM1_CH1		
		PC7	TIM1_CH2		
1	0	PA3	Not available		
I		PD2	TIM5_CH3		
		PD2	TIM5_CH3		
		PC5	TIM5_CH1		
		PC6	TIM1_CH1		
		PC7	TIM1_CH2		
1 ⁽²⁾	1 ⁽²⁾	PC2	Not available		
		PC1	Not available		
		PE5	Not available		
		PA3	Not available		
		PF4	Not available		

1. Refer to the pin descriptions.

2. If both AFR1 and AFR0 option bits are set, the SPI hardware NSS management feature is no more available. If this remapping option is selected and the SPI is enabled, the SSM bit must be configured in the SPI_CR2 register to select software NSS management.



9 Electrical characteristics

9.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V_{SS}.

9.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = -40$ °C, $T_A = 25$ °C, and $T_A = T_{Amax}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production.

9.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = 5.0$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range.

9.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

9.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 7*.







9.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 8.





9.2 Absolute maximum ratings

Stresses above those listed as 'absolute maximum ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Min Max		
V_{DDx} - V_{SS}	Supply voltage (including $V_{DDA and} V_{DDIO}$) ⁽¹⁾	-0.3	6.5	V	
M	Input voltage on true open drain pins ⁽²⁾	V _{SS} - 0.3	6.5	V	
V _{IN}	Input voltage on any other pin ⁽²⁾	V _{SS} - 0.3	V _{DD} + 0.3	v	
V _{DDx} - V _{DD}	Variations between different power pins	-	50	mV	
$ V_{SSx} - V_{SS} $	Variations between all the different ground pins	- 50		IIIV	
V _{ESD}	Electrostatic discharge voltage	see Absolute maximum rating (electrical sensitivity) on page 90		•	

Table 22, Volta	ge characteristics
-----------------	--------------------

1. All power (V_{DD}) and ground (V_{SS}) pins must always be connected to the external power supply

2. I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. For true open-drain pads, there is no positive injection current, and the corresponding V_{IN} maximum must always be respected



Symbol	Ratings		Unit
I _{VDD}	Total current into V _{DD} power lines (source) ⁽²⁾ 100		
I _{VSS}	Total current out of V _{SS} ground lines (sink) ⁽²⁾ 80		
	Output current sunk by any I/O and control pin	20	
IIO	Output current source by any I/Os and control pin	-20	
I _{INJ(PIN)} ^{(3) (4)}	Injected current on RST pin	±4	mA
	Injected current on OSCIN pin	±4	
	Injected current on any other pin ⁽⁵⁾	±4	
$\Sigma I_{INJ(TOT)}^{(3)}$	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	±20	

Table 23. Current characteristics

1. Data based on characterization results, not tested in production.

- 2. All power (V_{DD}, V_{DDIO}, V_{DDA}) and ground (V_{SS}, V_{SSIO}, V_{SSA}) pins must always be connected to the external supply.
- 3. I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. For true open-drain pads, there is no positive injection current, and the corresponding VIN maximum must always be respected.
- 4. ADC accuracy vs. negative injection current: Injecting negative current on any of the analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I_{INJ(PIN}) and ∑IINJ(PIN) in the I/O port pin characteristics section does not affect the ADC accuracy
- 5. When several inputs are submitted to a current injection, the maximum ∑IINJ(PIN) is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with ∑IINJ(PIN) maximum current injection on four I/O port pins of the device.

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to 150	°C
TJ	Maximum junction temperature	150	0

Table 24. Thermal characteristics

Table 25. Operating lifetime (OLF)

Symbol	Ratings	Value	Unit
OLF	Conforming to AEC-Q100	-40 to 150	°C



9.3 Operating conditions

Table 26. General operating conditions							
Parameter Conditions		Min	Мах	Unit			
Internal CPU clock frequency	-	0	16	MHz			
Standard operating voltage	-	3.0	5.5	V			
C _{EXT} : capacitance of external capacitor	-	470	3300	nF			
ESR of external capacitor	ot 1 MH=(2)	-	0.3	Ω			
ESL of external capacitor		-	15	nH			
Power dissipation at $T_A = 85 \text{ °C}$ for suffix A version, $T_A = 125 \text{ °C}$ for suffix C version, $T_A = 150 \text{ °C}$ for suffix D version	TSSOP20	-	45				
	LQFP32	-	83	mW			
Ambient temperature for suffix A version		-40	85				
Ambient temperature for suffix C version	Maximum power dissipation	-40	125				
Ambient temperature for suffix D version		-40	150	°C			
	Suffix A	-40	90				
Junction temperature range	Suffix C	-40	130				
	Suffix D	-40	155				
	ParameterInternal CPU clock frequencyStandard operating voltage C_{EXT} : capacitance of external capacitorESR of external capacitorESL of external capacitorPower dissipation at $T_A = 85 ^{\circ}$ C for suffix A version, $T_A = 150 ^{\circ}$ C for suffix D versionAmbient temperature for suffix A versionAmbient temperature for suffix C versionAmbient temperature for suffix D versionAmbient temperature for suffix D version	ParameterConditionsInternal CPU clock frequency-Standard operating voltage-CEXT: capacitance of external capacitor-CESR of external capacitor-ESR of external capacitorat 1 MHz(2)ESL of external capacitorTSSOP20Power dissipation at TA = 85 °C for suffix A version, TA = 150 °C for suffix D versionLQFP32Ambient temperature for suffix A versionMaximum power dissipationAmbient temperature for suffix D versionSuffix AJunction temperature rangeSuffix A	ParameterConditionsMinInternal CPU clock frequency-0Standard operating voltage-3.0C_EXT: capacitance of external capacitor-470ESR of external capacitor-470ESR of external capacitorESL of external capacitorPower dissipation at TA = 125 °C for suffix A version, TA = 150 °C for suffix D versionTSSOP20-Ambient temperature for suffix A version40Ambient temperature for suffix D version-40-40Junction temperature rangeSuffix A-40	ParameterConditionsMinMaxInternal CPU clock frequency-016Standard operating voltage-3.05.5 C_{EXT} : capacitance of external capacitor-4703300ESR of external capacitor-4703300ESR of external capacitor-0.315Power dissipation at $T_A = 85$ °C for suffix A version, $T_A = 125$ °C for suffix C version, $T_A = 150$ °C for suffix D versionTSSOP20-Ambient temperature for suffix A version-4085Ambient temperature for suffix C version-40125Ambient temperature for suffix D versionSuffix A-4090Junction temperature rangeSuffix C-40130			

Table 26. General operating conditions

1. Care should be taken when selecting the capacitor, due to its tolerance, as well as the parameter dependency on temperature, DC bias and frequency in addition to other factors. The parameter maximum value must be respected for the full application range.

2. This frequency of 1 MHz as a condition for V_{CAP} parameters is given by design of internal regulator.

3. See Section 10.3: Thermal characteristics.



57



Figure 9. f_{CPUmax} versus V_{DD}

Table 27. Operating conditions at power-up/power-down

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
+	V _{DD} rise time rate	-	2 ⁽¹⁾	-	∞	µs/V
t _{VDD}	V _{DD} fall time rate ⁽²⁾	-	2 ⁽¹⁾	-	8	μ5/ ν
t _{TEMP}	Reset release delay	V _{DD} rising	-	-	1.7	ms
V _{IT+}	Power-on reset threshold ⁽³⁾	-	2.6 ⁽¹⁾	2.7	2.85	V
V _{IT-}	Brown-out reset threshold	-	2.5	2.65	2.8 ⁽¹⁾	v
V _{HYS(BOR)}	Brown-out reset hysteresis	-	-	70 ⁽¹⁾	-	mV

1. Guaranteed by design, not tested in production

2. Reset is always generated after a $t_{\mbox{TEMP}}$ delay. The application must ensure that $V_{\mbox{DD}}$ is still above the minimum operating voltage (V_{\mbox{DD}} min) when the $t_{\mbox{TEMP}}$ delay has elapsed.

3. There is inrush current into V_{DD} present after device power on to charge C_{EXT} capacitor. This inrush energy depends from C_{EXT} capacitor value. For example, a C_{EXT} of 1µF requires Q=1 µF x 1.8V = 1.8 µC.



9.3.1 VCAP external capacitor

Stabilization for the main regulator is achieved connecting an external capacitor C_{EXT} to the V_{CAP} pin. C_{EXT} is specified in *Table 26*. Care should be taken to limit the series inductance to less than 15 nH.



1. Legend: ESR is the equivalent series resistance and ESL is the equivalent inductance.

9.3.2 Supply current characteristics

The current consumption is measured as described in Section 4.3: Interrupt controller.

Total current consumption in run mode

The MCU is placed under the following conditions:

- All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled (clock stopped by peripheral clock gating registers) except if explicitly mentioned.

Subject to general operating conditions for V_{DD} and T_A .

Unless otherwise specified, data are based on characterization results, and not tested in production.

Symbol	Parameter	Cond	litions	Тур	Max	Unit
			HSE crystal osc. (16 MHz)	2.3	-	
			HSE user ext. clock (16 MHz)	2	2.35	
	Supply current in run mode,		HSI RC osc. (16 MHz)	1.7	2 ⁽¹⁾	
I _{DD(RUN)}		f _{CPU} = f _{MASTER} /128= 125 kHz	HSE user ext. clock (16 MHz)	0.86	-	mA
DD(IXON)	code executed from RAM		HSI RC osc. (16 MHz)	0.7	0.87	
		f _{CPU} = f _{MASTER} /128= 15.625 kHz	HSI RC osc. (16 MHz/8)	0.46	0.58	
		f _{CPU} = f _{MASTER} = 28 kHz	LSI RC osc. (128 kHz)	0.41	0.55	



Symbol	Parameter	Conc	litions	Тур	Max	Unit
	Supply current in run mode, code executed from Flash		HSE crystal osc. (16 MHz)	4.5	-	
		OID MAGTER	HSE user ext. clock (16 MHz)	4.3	4.75	
			HSI RC osc. (16 MHz)	3.7	4.5 ⁽¹⁾	
I _{DD(RUN)}	Supply current in run mode, code executed from Flash	f _{CPU} = f _{MASTER} = 2 MHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.84	2 ⁽¹⁾	mA
		f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	0.72	0.9	
		f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8)	0.46	0.58	
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.42	0.57	

Table 28. Total current consumption with code execution in run mode at V_{DD} = 5 V (continued)

1. Tested in production.

2. Default clock configuration measured with all peripherals off.

Symbol	Parameter	Cond	itions	Тур	Max ⁽¹⁾	Unit
			HSE crystal osc. (16 MHz)	1.8	-	
		f _{CPU} = f _{MASTER} =16 MHz	HSE user ext. clock (16 MHz)	2	2.3	
	Supply current		HSI RC osc. (16 MHz)	1.5	2	
	in run mode,	f f /128 - 125 kHz	HSE user ext. clock (16 MHz)	0.81	-	
	code executed from RAM	$f_{CPU} = f_{MASTER}/128 = 125 \text{ kHz}$	HSI RC osc. (16 MHz)	0.7	0.87	
		f _{CPU} = f _{MASTER} / 128 = 15.625 kHz	HSI RC osc. (16 MHz/8)	0.46	0.58	
		f _{CPU} = f _{MASTER} =128 kHz	LSI RC osc. (128 kHz)	0.41	0.55	mA
I _{DD(RUN)}		f _{CPU} = f _{MASTER} = 16 MHz	HSE crystal osc. (16 MHz)	4	-	
			HSE user ext. clock (16 MHz)	3.9	4.7	
	Supply current		HSI RC osc. (16 MHz)	3.7	4.5	
	in run mode,	f _{CPU} = f _{MASTER} =2 MHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.84	1.05	
	code executed from Flash	f _{CPU} = f _{MASTER} / 128 = 125 kHz	HSI RC osc. (16 MHz)	0.72	0.9	
		f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8)	0.46	0.58	
		f _{CPU} = f _{MASTER} =128 kHz	LSI RC osc. (128 kHz)	0.42	0.57	

Table 29. Total current consumption with code execution in run mode at $\rm V_{DD}$ = 3.3 V

1. Data based on characterization results, not tested in production.

2. Default clock configuration measured with all peripherals off.



Total current consumption in wait mode

Unless otherwise specified, data based are on characterization results, and not tested in production.

Symbol	Parameter	Cond	Тур	Max	Unit	
		f _{CPU} = f _{MASTER} = 16 MHz	HSE crystal osc. (16 MHz)	1.6	-	
			HSE user ext. clock (16 MHz)	1.1	1.3	
	Our all a summark		HSI RC osc. (16 MHz)	0.89	1.5 ⁽¹⁾	
I _{DD(WFI)}	Supply current in wait mode	f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	0.7	0.88	mA
		f _{CPU} = f _{MASTER} /128 = 15.625 kHz			0.57	
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.4	0.54	

Table 30. 1	Total current	consumption in	n wait mode at	V _{DD} = 5 V
-------------	---------------	----------------	----------------	-----------------------

1. Tested in production.

2. Default clock configuration measured with all peripherals off.

Table 51. Total current consumption in wait mode at V _{DD} = 5.5 V										
Symbol	Parameter	Cond	litions	Тур	Max ⁽¹⁾	Unit				
I _{DD(WFI)} Supply curre			HSE crystal osc. (16 MHz)	1.1	-					
		f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	1.1	1.3					
	Supply ourropt		HSI RC osc. (16 MHz)	0.89	1.1					
	in wait mode	f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	0.7	0.88	mA				
		f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.45	0.57					
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.4	0.54					

Table 31. Total current consumption in wait mode at V_{DD} = 3.3 V

1. Data based on characterization results, not tested in production.

2. Default clock configuration measured with all peripherals off.



Total current consumption in active halt mode

			Conditio	ns					
Symbol	Parameter	Main voltage regulator (MVR) ⁽¹⁾	Flash mode ⁽²⁾	Clock source	Тур	Max at 85°C	Max at 125°C	Maxat 150°C	Unit
	Supply current in	On	Operating mode	HSE crystal osc. (16 MHz)	1030	-	-	-	
				LSI RC osc. (128 kHz)	200	260	300	-	
			Power-down	HSE crystal osc. (16 MHz)	970	-	-	-	
IDD(AH)	active halt mode		mode	LSI RC osc. (128 kHz)	150	200	230	-	μA
		Off	Operating mode	LSI RC osc. (128 kHz)	66	85	140	200	
			Power-down mode	LSI RC osc. (128 kHz)	10	20	40	-	

Table 32. Total current consumption in active halt mode at V_{DD} = 5 V

1. Configured by the REGAH bit in the CLK_ICKR register.

2. Configured by the AHALT bit in the FLASH_CR1 register.

			Conditio	ns				
Symbol	Parameter	Main voltage regulato r (MVR) ⁽²⁾	Flash mode ⁽³⁾	Clock source	Тур	Max at 85°C ⁽¹⁾	Max at 125°C	Unit
		On	Operating mode	HSE crystal osc. (16 MHz)	550	-	-	
				LSI RC osc. (128 kHz)	200	260	290	
	Supply current in		Power-	HSE crystal osc. (16 MHz)	970	-	-	μA
I _{DD(AH)}	active halt mode		down mode	LSI RC osc. (128 kHz)	150	200	230	μΑ
		Off	Operating mode	LSI RC osc. (128 kHz)	66	80	105	
			Power- down mode	LSI RC osc. (128 kHz)	10	18	35	

Table 33. Total current consumption in active halt mode at V_{DD} = 3.3 V

1. Data based on characterization results, not tested in production

2. Configured by the REGAH bit in the CLK_ICKR register.



3. Configured by the AHALT bit in the FLASH_CR1 register.

Total current consumption in halt mode

Table 34. Total current consumption in halt mode at V_{DD} = 5 V

Symbol	Parameter	Conditions	Тур	Max at 85°C	Max at 125°C	Max at 150°C	Unit
I _{DD(H)}	Supply current in halt	Flash in operating mode, HSI clock after wakeup	63	75	105	-	
		Flash in power-down mode, HSI clock after wakeup	6.0	20 ⁽¹⁾	55 ⁽¹⁾	80 ⁽¹⁾	μA

1. Tested in production.

Table 35. Tot	al current consumption in	n halt mode	at V _{DD} = 3.3	V

Symbol	Parameter	Conditions	Тур	Max at 85°C ⁽¹⁾	Max at 125°C ⁽¹⁾	Unit
I _{DD(H)}	Supply current in halt mode	Flash in operating mode, HSI clock after wakeup	60	75	100	μA
		Flash in power-down mode, HSI clock after wakeup	4.5	17	30	μΛ

1. Data based on characterization results, not tested in production.

Low-power mode wakeup times

Table 36. Wakeup times

Symbol	Parameter		Conditions			Max ⁽¹⁾	Unit
	Wakeup time	0 to 16 MHz			-	See ⁽³⁾	
^t wu(wfi)	from wait mode to run mode ⁽²⁾	f _{CPU} = f _{MASTER} = 1	_{PU} = f _{MASTER} = 16 MHz				
	Wakeup time active halt mode to run mode ⁽²⁾	MVR voltage	Flash in operating		1 ⁽⁶⁾	2 ⁽⁶⁾	
+		regulator on ⁽⁴⁾		HSI (after wakeup)	3 ⁽⁶⁾	-	
^t WU(AH)		MVR voltage	mode ⁽⁵⁾		48 ⁽⁶⁾	-	μs
		regulator off	regulator off		50 ⁽⁶⁾	-	
	Wakeup time	Flash in operating mode ⁽⁵⁾			52	-	
twu(H)	from halt mode to run mode ⁽²⁾	Flash in power-do	own mode ⁽⁵⁾		54	-	

1. Data guaranteed by design, not tested in production.

2. Measured from interrupt event to interrupt vector fetch.

3. $t_{WU(WFI)} = 2 \times 1/f_{MASTER} + 67 \times 1/f_{CPU}$.

4. Configured by the REGAH bit in the CLK_ICKR register.

5. Configured by the AHALT bit in the FLASH_CR1 register.

6. Plus 1 LSI clock depending on synchronization.

DocID025118 Rev 5



Total current consumption and timing in forced reset state

Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
	Supply current in reset state ⁽²⁾	V _{DD} = 5 V	400	-	μA
IDD(R)	Supply current in reset state.	V _{DD} = 3.3 V	300	-	μΑ
t _{RESETBL}	Reset pin release to vector fetch	-	-	150	μs

Table 37. Total current consumption and timing in forced reset state
--

1. Data guaranteed by design, not tested in production.

2. Characterized with all I/Os tied to V_{SS}.

Current consumption for on-chip peripherals

Subject to general operating conditions for V_{DD} and T_A .

HSI internal RC/f_{CPU} = f_{MASTER} = 16 MHz, V_{DD} = 5 V

Table 38. Peripheral current consumption

Symbol	Parameter	Тур	Unit
I _{DD(TIM1)}	TIM1 supply current ⁽¹⁾	210	
I _{DD(TIM5)}	TIM5 supply current ⁽¹⁾	130	
I _{DD(TIM6)}	TIM6 supply current ⁽¹⁾	50	
I _{DD(UART1)}	LINUART supply current ⁽²⁾	120	μA
I _{DD(SPI)}	SPI supply current ⁽²⁾	45	
I _{DD(I2C)}	I2C supply current ⁽²⁾	65	
I _{DD(ADC1)}	ADC1 supply current ⁽³⁾	1000	

 Data based on a differential I_{DD} measurement between reset configuration and timer counter running at 16 MHz. No IC/OC programmed (no I/O pads toggling). Not tested in production.

 Data based on a differential I_{DD} measurement between the on-chip peripheral when kept under reset and not clocked and the on-chip peripheral when clocked and not kept under reset. No I/O pads toggling. Not tested in production.

Data based on a differential I_{DD} measurement between reset configuration and continuous A/D conversions. Not tested in production.



Current consumption curves

The following figures show typical current consumption measured with code executing in RAM.



Figure 11. Typ I_{DD(RUN)} vs. V_{DD} HSE user external clock, f_{CPU} = 16 MHz

Figure 12. Typ $I_{DD(RUN)}$ vs. f_{CPU} HSE user external clock, V_{DD} = 5 V







Figure 13. Typ $I_{DD(RUN)}$ vs. V_{DD} HSEI RC osc., f_{CPU} = 16 MHz

Figure 14. Typ $I_{DD(WFI)}$ vs. V_{DD} HSE user external clock, f_{CPU} = 16 MHz







Figure 15. Typ $I_{DD(WFI)}$ vs. f_{CPU} HSE user external clock, V_{DD} = 5 V

Figure 16. Typ $I_{DD(WFI)}$ vs. V_{DD} HSI RC osc., f_{CPU} = 16 MHz





9.3.3 External clock sources and timing characteristics

HSE user external clock

Subject to general operating conditions for V_{DD} and $T_{\text{A}}.$

Table 39	. HSE user	external	clock	characteristics
----------	------------	----------	-------	-----------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency	-	0	-	16	MHz
V _{HSEH} ⁽¹⁾	OSCIN input pin high level voltage	-	0.7 x V _{DD}	-	V _{DD} + 0.3 V	V
V _{HSEL} ⁽¹⁾	OSCIN input pin low level voltage	-	V _{SS}	-	0.3 x V _{DD}	v
I _{LEAK_HSE}	OSCIN input leakage current	$V_{SS} < V_{IN} < V_{DD}$	-1	-	+1	μA

1. Data based on characterization results, not tested in production.







HSE crystal/ceramic resonator oscillator

The HSE clock can be supplied with a 1 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy...).

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit	
f _{HSE}	External high-speed oscillator frequency	-	1	-	16	MHz	
R _F	Feedback resistor	-	-	220	-	kΩ	
C ⁽¹⁾	Recommended load capacitance ⁽²⁾	-	-	-	20	pF	
1	HSE oscillator power	C = 20 pF, f _{OSC} = 16 MHz	-	-	6 (startup) 1.6 (stabilized) ⁽³⁾	mA	
IDD(HSE)	consumption	C = 10 pF, f _{OSC} = 16 MHz	-	-	6 (startup) 1.2 (stabilized) ⁽³⁾		
9 _m	Oscillator transconductance	-	5	-	-	mA/V	
t _{SU(HSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	1	-	ms	

1. C is approximately equivalent to 2 x crystal C_{LOAD}.

2. The oscillator selection can be optimized in terms of supply current using a high quality resonator with small Rm value. Refer to the crystal manufacturer for more details.

3. Data based on characterization results, not tested in production.

 t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) until a stabilized 16 MHz oscillation is reached. The value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.



Figure 18. HSE oscillator circuit diagram

DocID025118 Rev 5



HSE oscillator critical g_m formula

The crystal characteristics have to be checked with the following formula:

where $\ensuremath{\mathsf{g}_{\mathsf{mcrit}}}$ can be calculated with the crystal parameters as follows:

$$g_{mcrit} = (2 \times \Pi \times {}^{f}HSE)^{2} \times R_{m}(2Co + C)^{2}$$

 R_m : Notional resistance (see crystal specification) L_m : Notional inductance (see crystal specification) C_m : Notional capacitance (see crystal specification) Co: Shunt capacitance (see crystal specification) $C_{L1} = C_{L2} = C$: Grounded external capacitance

9.3.4 Internal clock sources and timing characteristics

Subject to general operating conditions for V_{DD} and T_A .

High speed internal RC oscillator (HSI)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency	-	-	16	-	MHz
	HSI oscillator user	Trimmed by the application	-1 ⁽¹⁾	-	1 ⁽¹⁾	
trimming accuracy		for any V_{DD} and T_A conditions	-0.5 ⁽¹⁾	-	0.5 ⁽¹⁾	
ACC _{HS}	HSI oscillator accuracy	$\begin{array}{l} 3.0 \text{ V} \leq \text{ V}_{DD} \leq \text{ 5.5 V,} \\ -40 ^\circ\text{C} \leq \text{T}_A \leq \text{ 150 }^\circ\text{C} \end{array}$	-5	-	5	%
	(factory calibrated)	$\begin{array}{l} 3.0 \ V \leq \ V_{DD} \leq \ 5.5 \ V, \\ -40 \ ^{\circ}C \leq T_A \leq \ 125 \ ^{\circ}C \end{array}$	-3 ⁽²⁾	-	3 ⁽²⁾	
t _{su(HSI)}	HSI oscillator wakeup time	-	-	-	2 ⁽³⁾	μs
I _{DD(HSI)}	HSI oscillator power consumption	-	-	170	250 ⁽⁴⁾	μA

Table 41. HSI oscillator characteristics

1. Depending on option byte setting (OPT3 and NOPT3)

2. These values are guaranteed for STM8AF62xxIxx order codes only.

3. Guaranteed by characterization, not tested in production

4. Data based on characterization results, not tested in production.



Low speed internal RC oscillator (LSI)

Subject to general operating conditions for V_{DD} and T_A .

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSI}	Frequency	-	110 ⁽¹⁾	128	150 ⁽¹⁾	kHz
t _{su(LSI)}	LSI oscillator wakeup time	-	-	-	7	μs
I _{DD(LSI)}	LSI oscillator power consumption	-	-	5	-	μA

Table 42. LSI	oscillator	characteristics
---------------	------------	-----------------

1. Tested in production.

9.3.5 Memory characteristics

RAM and hardware registers

Table 43. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Unit
V _{RM}	Data retention mode ⁽¹⁾	Halt mode (or reset)	V _{IT-max} ⁽²⁾	V

1. Minimum supply voltage without losing the data stored in RAM (in halt mode or under reset) or in hardware registers (only in halt mode). Guaranteed by design, not tested in production.

2. Refer to the operating conditions for the value of $V_{\text{IT-max}}$

Flash program memory/data EEPROM memory

General conditions: $T_A = -40$ to 150 °C.

	Table 44. Flash program memory/data EEPROM memory								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
V	Operating voltage (all modes, execution/write/erase)	f _{CPU} is 0 to 16 MHz		-	5.5	V			
V _{DD}	Operating voltage (code execution)	with 0 ws	2.6	-	5.5	V			
t _{prog}	Standard programming time (including erase) for byte/word/block (1 byte/4 byte/64 byte)	-	-	6.0	6.6				
p.09	Fast programming time for 1 block (64 byte)	-	-	3.0	3.3	ms			
t _{ERASE}	Erase time for 1 block (64 byte)	-	-	3.0	3.3				

Table 44. Flash program memory/data EEPROM memory



Symbol	Parameter	Condition	Min	Мах	Unit
T _{WE}	Temperature for writing and erasing	-	-40	150	°C
N _{WE}	Flash program memory endurance (erase/write cycles) ⁽¹⁾	T _A = 25 °C	1000	-	cycles
t _{RET}	Data retention time	T _A = 25 °C	40	-	years
		T _A = 55 °C	20	-	

Table 45. Flash program memory

1. The physical granularity of the memory is 4 byte, so cycling is performed on 4 byte even when a write/erase operation addresses a single byte.

Symbol	Parameter	Condition	Min	Max	Unit
T _{WE}	Temperature for writing and erasing	-	-40	150	°C
N _{WE}	Data memory endurance ⁽¹⁾ (erase/write cycles)	T _A = 25 °C	300 k	-	cycles
		$T_A = -40^{\circ}C$ to 125 °C	100 k ⁽²⁾	-	
t _{RET}	Data retention time	T _A = 25 °C	40 ⁽³⁾	-	Veere
		T _A = 55 °C	20 ⁽²⁾⁽³⁾	-	years

1. The physical granularity of the memory is 4 byte, so cycling is performed on 4 byte even when a write/erase operation addresses a single byte.

2. More information on the relationship between data retention time and number of write/erase cycles is available in a separate technical document.

3. Retention time for 256B of data memory after up to 1000 cycles at 125 $^\circ\text{C}.$



9.3.6 I/O port pin characteristics

General characteristics

Subject to general operating conditions for V_{DD} and T_A unless otherwise specified. All unused pins must be kept at a fixed voltage, using the output mode of the I/O for example or an external pull-up or pull-down resistor.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{IL}	Input low level voltage		-0.3 V	-	0.3 x V _{DD}	V
V _{IH}	Input high level voltage	-	0.7 x V _{DD}	-	V _{DD} + 0.3 V	
V _{hys}	Hysteresis ⁽¹⁾		-	700	-	mV
R _{pu}	Pull-up resistor	V_{DD} = 5 V, V_{IN} = V_{SS}	35	55	80	kΩ
t _R , t _F	Rise and fall time (10% - 90%)	Fast I/Os Load = 50 pF	-	-	35 ⁽²⁾	ns
		Standard and high sink I/Os Load = 50 pF	-	-	125 ⁽²⁾	
		Fast I/Os Load = 20 pF			20 ⁽²⁾	
		Standard and high sink I/Os Load = 20 pF			50 ⁽²⁾	
l _{lkg}	Digital input pad leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1 ⁽³⁾	μA
l _{lkg ana}	Analog input pad leakage current	$\begin{array}{c} V_{SS} \leq ~V_{IN} \leq ~V_{DD} \\ \text{-40 }^{\circ}\text{C} < T_{A} < 125 ~^{\circ}\text{C} \end{array}$	-	-	±250 ⁽³⁾	nA
		$\begin{array}{c} V_{SS} \leq \; V_{IN} \leq \; V_{DD} \\ \text{-40 } ^{\circ}\mathrm{C} < T_{A} < 150 \ ^{\circ}\mathrm{C} \end{array}$	-	-	±500 ⁽³⁾	
l _{lkg(inj)}	Leakage current in adjacent I/O ⁽²⁾	Injection current ±4 mA	-	-	±1 ⁽³⁾	μA

Table 47.	I/O static	characteristics
		onuluotoristios

1. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested in production.

2. Data based on characterization results, not tested in production.

3. Guaranteed by design.




Figure 19. Typical V_{IL} and V_{IH} vs V_{DD} @ 4 temperatures









Figure 21. Typical pull-up current I_{pu} vs V_{DD} @ 4 temperatures



Symbol	Parameter	Conditions	Min	Мах	Unit
Ver	Output low level with 8 pins sunk	I _{IO} = 10 mA, V _{DD} = 5 V	-	2.0	
V _{OL}	Output low level with 4 pins sunk	I _{IO} = 4 mA, V _{DD} = 3.3 V	-	1.0 ⁽¹⁾	v
N	Output high level with 8 pins sourced	I _{IO} = 10 mA, V _{DD} = 5 V	2.8	-	v
V _{OH}	Output high level with 4 pins sourced	I _{IO} = 4 mA, V _{DD} = 3.3 V	2.1 ⁽¹⁾	-	

1. Data based on characterization results, not tested in production.

Symbol	Parameter	Conditions	Мах	Unit
		I _{IO} = 10 mA, V _{DD} = 5 V	1.0	
V _{OL}	L Output low level with 2 pins sunk	I _{IO} = 10 mA, V _{DD} = 3.3 V	1.5 ⁽¹⁾	V
	I _{IO} = 20 mA, V _{DD} = 5 V	2.0 ⁽¹⁾		

1. Data based on characterization results, not tested in production.



Symbol	Parameter	Conditions	Min	Мах	Unit
	Output low level with 8 pins sunk	I _{IO} = 10 mA, V _{DD} = 5 V	-	0.8	
V _{OL}	Output low level with 4	I _{IO} = 10 mA, V _{DD} = 3.3 V	-	1.0 ⁽¹⁾	
	pins sunk	I _{IO} = 20 mA, V _{DD} = 5 V		1.5 ⁽¹⁾	V
	Output high level with 8 pins sourced	I _{IO} = 10 mA, V _{DD} = 5 V	4.0	-	v
V _{OH}	Output high level with	I _{IO} = 10 mA, V _{DD} = 3.3 V	2.1 ⁽¹⁾	-	
	4 pins sourced	I _{IO} = 20 mA, V _{DD} = 5 V	3.3 ⁽¹⁾	-	

1. Data based on characterization results, not tested in production.





Figure 23. Typ. V_{OL} @ V_{DD} = 3.3 V (standard ports)





DocID025118 Rev 5



Figure 25. Typ. V_{OL} @ V_{DD} = 3.3 V (true open drain ports)







DocID025118 Rev 5





Figure 27. Typ. V_{OL} @ V_{DD} = 3.3 V (high sink ports)

Figure 28. Typ. V_{DD} - $V_{OH} @ V_{DD}$ = 5 V (standard ports)











Figure 30. Typ. V_{DD} - $V_{OH} @ V_{DD}$ = 5 V (high sink ports)







9.3.7 Reset pin characteristics

Subject to general operating conditions for V_{DD} and T_{A} unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)}	NRST input low level voltage ⁽¹⁾	-	-0.3	-	$0.3 \times V_{DD}$	
V _{IH(NRST)}	NRST input high level voltage ⁽¹⁾	I _{OL} = 2 mA	$0.7 \times V_{DD}$	-	V _{DD} + 0.3	V
V _{OL(NRST)}	NRST output low level voltage ⁽¹⁾	-	-	-	0.5	
R _{PU(NRST)}	NRST pull-up resistor ⁽²⁾	-	30	55	80	kΩ
t _{IFP(NRST)}	NRST input filtered pulse ⁽³⁾	-	-	-	75	
t _{INFP(NRST)}	NRST Input not filtered pulse duration ⁽³⁾	-	500	-	-	ns
t _{OP(NRST)}	NRST output pulse ⁽³⁾	-	20	-	-	μs

Table 51. NRST pin characteristics	Table 51.	NRST	pin cha	racteristics
------------------------------------	-----------	------	---------	--------------

1. Data based on characterization results, not tested in production.

2. The R_{PU} pull-up equivalent resistor is based on a resistive transistor.

3. Data guaranteed by design, not tested in production.

Figure 32. Typical NRST V_{IL} and V_{IH} vs V_{DD} @ 4 temperatures







Figure 33. Typical NRST pull-up resistance vs V_{DD} @ 4 temperatures

Figure 34. Typical NRST pull-up current vs $V_{\text{DD}} \oslash 4$ temperatures



The reset network shown in *Figure 35* protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below $V_{IL(NRST)}$ max (see *Table 51: NRST pin characteristics*), otherwise the reset is not taken into account internally.

For power consumption sensitive applications, the external reset capacitor value can be reduced to limit the charge/discharge current. If NRST signal is used to reset external circuitry, attention must be taken to the charge/discharge time of the external capacitor to fulfill the external devices reset timing conditions. Minimum recommended capacity is 100 nF.





Figure 35. Recommended reset pin protection

9.3.8 SPI serial peripheral interface

Unless otherwise specified, the parameters given in *Table 52* are derived from tests performed under ambient temperature, f_{MASTER} frequency and V_{DD} supply voltage conditions. $t_{MASTER} = 1/f_{MASTER}$.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions ⁽¹⁾	Min	Max	Unit
f _{SCK}	SPI clock frequency	Master mode	0	8	MHz
1/t _{c(SCK)}	SFI Clock liequency	Slave mode	0	6	
t _{r(SCK}) t _{f(SCK)}	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	25	
t _{su(NSS)} ⁽²⁾	NSS setup time	Slave mode	4 * t _{MASTER}	-	
t _{h(NSS)} ⁽²⁾	NSS hold time	Slave mode	70	-	
t _{w(SCKH)} ⁽²⁾ t _{w(SCKL)} ⁽²⁾	SCK high and low time	Master mode	t _{SCK} /2 - 15	t _{SCK} /2 + 15	
t _{su(MI)} (2) t _{su(SI)} (2)	Data input setup time	Master mode	5	-	
t _{su(SI)} (2)		Slave mode	5	-	ns
t _{h(MI)} ⁽²⁾	Data input hold time	Master mode	7	-	115
t _{h(MI)} (2) t _{h(SI)} (2)		Slave mode	10	-	
t _{a(SO)} ⁽²⁾⁽³⁾	Data output access time	Slave mode	-	3* t _{MASTER}	
t _{dis(SO)} ⁽²⁾⁽⁴⁾	Data output disable time	Slave mode	25	-	
t _{v(SO)} ⁽²⁾	Data output valid time	Slave mode (after enable edge)	-	65	
t _{v(MO)} ⁽²⁾	Data output valid time	Master mode (after enable edge)	-	36	

Table 52. SPI characteristics



Symbol	Parameter	Conditions ⁽¹⁾	Min	Max	Unit
t _{h(SO)} ⁽²⁾	Data output hold time	Slave mode (after enable edge)	27	-	ns
t _{h(MO)} ⁽²⁾		Master mode (after enable edge)	11	-	115

Table 52. SPI characteristics (continued)

1. Parameters are given by selecting 10 MHz I/O output frequency.

2. Values based on design simulation and/or characterization results, and not tested in production.

3. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

4. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.



Figure 36. SPI timing diagram - slave mode and CPHA = 0

1. Measurement points are made at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD}





Figure 37. SPI timing diagram - slave mode and CPHA = 1

1. Measurement points are at CMOS levels: 0.3 V_{DD} and 0.7 $V_{\text{DD}}.$



Figure 38. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are at CMOS levels: 0.3 V_{DD} and 0.7 $V_{\text{DD}}.$



9.3.9 I²C interface characteristics

Symbol	Parameter	Standard	mode l ² C	Fast mod	Unit	
Symbol	Falameter	Min ⁽²⁾	Max ⁽²⁾	Min ⁽²⁾	Max ⁽²⁾	Unit
t _{w(SCLL)}	SCL clock low time	4.7	-	1.3	-	
t _{w(SCLH)}	SCL clock high time	4.0	-	0.6	-	μs
t _{su(SDA)}	SDA setup time	250	-	100	-	
t _{h(SDA)}	SDA data hold time	0 ⁽³⁾	3450	0 ⁽⁴⁾	900 ⁽³⁾	
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time	-	1000	-	300	ns
t _{f(SDA)} t _{f(SCL)}	SDA and SCL fall time	-	300	-	300	
t _{h(STA)}	START condition hold time	4.0	-	0.6	-	
t _{su(STA)}	Repeated START condition setup time	4.7	-	0.6	-	
t _{su(STO)}	STOP condition setup time	4.0	-	0.6	-	μs
t _{w(STO:STA)}	STOP to START condition time (bus free)	4.7	-	1.3	-	
t _{SP}	Pulse width of spikes suppressed by the input filter	0	50 ⁽⁵⁾	0	50	ns
Cb	Capacitive load for each bus line	-	400	-	400	pF

Table 53. I²C characteristics

1. f_{MASTER} , must be at least 8 MHz to achieve max fast I²C speed (400 kHz)

2. Data based on standard I²C protocol requirement, not tested in production

3. The maximum hold time of the start condition has only to be met if the interface does not stretch the low time

4. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL

5. The minimum width of the spikes filtered by the analog filter is above $t_{SP(max)}$





Figure 39. Typical application with I2C bus and timing diagram

1. Measurement points are made at CMOS levels: 0.3 x V_{DD} and 0.7 x $V_{\text{DD}}.$



9.3.10 10-bit ADC characteristics

Subject to general operating conditions for $V_{\text{DD}},\,f_{\text{MASTER}},$ and T_{A} unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
£		V _{DD} = 3 to 5.5 V	1	-	4	MHz	
f _{ADC}	ADC clock frequency	V _{DD} = 4.5 to 5.5 V	1	-	6	IVITZ	
V _{AIN}	Conversion voltage range ⁽¹⁾	-	V _{SS}	-	V _{DD}	V	
V _{BGREF}	Internal bandgap reference voltage	V _{DD} = 3 to 5.5 V	1.19 ⁽²⁾	1.22	1.25 ⁽²⁾	V	
C _{ADC}	Internal sample and hold capacitor	-	-	3	-	pF	
ts ⁽¹⁾	Minimum sampling time	f _{ADC} = 4MHz	-	0.75	-		
LS, Y	Minimum sampling une	f _{ADC} = 6 MHz	-	0.5	-	μs	
t _{STAB}	Wakeup time from standby	-	-	7	-		
	Minimum total conversion	f _{ADC} = 4 Hz	3.5				
t _{CONV}	time including sampling	f _{ADC} = 6 MHz		2.33		μs	
	time, 10-bit resolution	-		14		1/f _{ADC}	

Table	54.	ADC	characteristics
-------	-----	-----	-----------------

 During the sample time the input capacitance C_{AIN} (3 pF max) can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_S. After the end of the sample time t_S, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_S depend on programming.

2. Tested in production.



Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
		f _{ADC} = 2 MHz	1.6	3.5	
E _T	Total unadjusted error ⁽²⁾	f _{ADC} = 4 MHz	2.2	4	
		f _{ADC} = 6 MHz	2.4	4.5	
		f _{ADC} = 2 MHz	1.1	2.5	
E _O	Offset error ⁽²⁾	f _{ADC} = 4 MHz	1.5	3	
		f _{ADC} = 6 MHz	1.8	3	
	Gain error ⁽²⁾	f _{ADC} = 2 MHz	1.5	3	
E _G		f _{ADC} = 4 MHz	2.1	3	LSB
		f _{ADC} = 6 MHz	2.2	4	
		f _{ADC} = 2 MHz	0.7	1.5	
E _D	Differential linearity error ⁽²⁾	f _{ADC} = 4 MHz	0.7	1.5	
		f _{ADC} = 6 MHz	0.7	1.5	
		f _{ADC} = 2 MHz	0.6	1.5	
E _L	Integral linearity error ⁽²⁾	f _{ADC} = 4 MHz	0.8	2	
		f _{ADC} = 6 MHz	0.8	2	

Table 55. ADC accur	acv with RAIN	< 10 kΩ. V _{PD} = 5 V

1. Max value is based on characterization, not tested in production.

2. ADC accuracy vs. negative injection current: Injecting negative current on any of the analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in the I/O port pin characteristics section does not affect the ADC accuracy.

	Table 50. ADC accuracy		$v_{\rm DD} = 0.3 v_{\rm DD}$		
Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
	Total upadjusted error	f _{ADC} = 2 MHz	1.6	3.5	
E _T	Total unadjusted error	f _{ADC} = 4 MHz	1.9	4	
	Offset error	f _{ADC} = 2 MHz	1	2.5	
E _O	Oliset error	f _{ADC} = 4 MHz	z 1.5 2.5	2.5	
	Gain error	f _{ADC} = 2 MHz	1.3	3	LSB
E _G		f _{ADC} = 4 MHz	2	3	LOD
	Differential linearity error	f _{ADC} = 2 MHz	0.7	1	
E _D	Differential linearity error	f _{ADC} = 4 MHz	0.7	1.5	
		f _{ADC} = 2 MHz	0.6	1.5	
E _L	Integral linearity error	f _{ADC} = 4 MHz	0.8	2	

Table 56. ADC accuracy with RAIN < 10 k Ω , V_{DD} = 3.3 V

1. Max value is based on characterization, not tested in production.







- 1. Example of an actual transfer curve
- 2. The ideal transfer curve
- 3.

End point correlation line E_T = Total unadjusted error: Maximum deviation between the actual and the ideal transfer curves. E_0 = Offset error: Deviation between the first actual transition and the first ideal one. E_G = Gain error: Deviation between the last ideal transition and the last actual one. E_D = Differential linearity error: Maximum deviation between actual steps and the ideal one. E_L = Integral linearity error: Maximum deviation between any actual transition and the end point correlation between any actual transition and the end point correlation line.





1. Legend: RAIN = external resistance, CAIN = capacitors, Csamp = internal sample and hold capacitor.



9.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

Functional EMS (electromagnetic susceptibility)

While executing a simple application (toggling 2 LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- FESD: Functional electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be recovered by applying a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see the application note reference AN1015).

Symbol	Parameter	Conditions	Level/class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$\label{eq:VDD} \begin{array}{l} V_{DD} = 3.3 \text{ V}, \text{T}_{\text{A}} = 25 \ ^{\circ}\text{C}, \\ \text{f}_{\text{MASTER}} = 16 \text{ MHz} \text{ (HSI clock)}, \\ \text{Conforms to IEC 61000-4-2} \end{array}$	2/B ⁽¹⁾
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V_{DD} and V_{SS} pins to induce a functional disturbance	V_{DD} = 3.3 V, T_A = 25 °C, f _{MASTER} = 16 MHz (HSI clock), Conforms to IEC 61000-4-4	4/A

Table 57. EMS data

1. Data obtained with HSI clock configuration, after applying hardware recommendations described in AN2860 (EMC guidelines for STM8S microcontrollers).



Electromagnetic interference (EMI)

Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm IEC 61967-2 which specifies the board and the loading of each pin.

		Conditions				
Symbol	Parameter		Monitored	Max f _{HSE} /f _{CPU} ⁽¹⁾		/
	General conditions	frequency band	16 MHz/ 8 MHz	16 MHz/ 16 MHz		
		V _{DD} = 5 V,	0.1 MHz to 30 MHz	5	5	
6	Peak level T _A = 2 LQFF	T _A = 25 °C, LQFP32 package	30 MHz to 130 MHz	4	5	dBµV
SEMI		conforming to	130 MHz to 1 GHz	5	5	
	EMI level	IEC 61967-2		2.5	2.5	level

Table	58.	EMI	data
	•••		~~~~

1. Data based on characterization results, not tested in production.

Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, DLU and LU) using specific measurement methods, the product is stressed to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

Electrostatic discharge (ESD)

Electrostatic discharges (one positive then one negative pulses separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin). One model can be simulated: Human body model. This test conforms to the JESD22-A114A/A115A standard. For more details, refer to the application note AN1181.

Symbol	Ratings Conditions		Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (Human body model)	$T_A = 25^{\circ}C$, conforming to JESD22-A114	ЗA	4000	
V _{ESD(CDM)}	Electrostatic discharge voltage (Charge device model)	$T_A = 25^{\circ}C$, conforming to JESD22-C101	3	500	V
V _{ESD(MM)}	Electrostatic discharge voltage (Machine model)	T _A = 25°C, conforming to JESD22-A115	В	200	

Table 59. ESD absolute maximum ratings

1. Data based on characterization results, not tested in production



Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage (applied to each power supply pin),
- A current injection (applied to each input, output and configurable I/O pin) are performed on each sample.

This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.

Symbol	Parameter	Conditions	Class ⁽¹⁾
		$T_A = 25 \ ^\circ C$	
	Static latch-up class	T _A = 85 °C	А
LU		T _A = 125 °C	A
		$T_A = 150 \ ^\circ C$	

Table	60.	Electrical	sensitivities
-------	-----	------------	---------------

 Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to class A it exceeds the JEDEC standard. B class strictly covers all the JEDEC criteria (international standard).



10 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

10.1 LQFP32 package information



Figure 42. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline

1. Drawing is not to scale.

DocID025118 Rev 5



Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Мах
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
с	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.600	-	-	0.2205	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.600	-	-	0.2205	-
е	-	0.800	-	-	0.0315	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
CCC	-	-	0.100	-	-	0.0039

Table 61. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package
mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.





Figure 43. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.







10.2 TSSOP20 package information





1. Drawing is not to scale.

Table 62. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,
package mechanical data

Symbol		millimeters		inches ⁽¹⁾					
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.			
А	-	-	1.200	-	-	0.0472			
A1	0.050	-	0.150	0.0020	-	0.0059			
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413			
b	0.190	-	0.300	0.0075	-	0.0118			
с	0.090	-	0.200	0.0035	-	0.0079			
D ⁽²⁾	6.400	6.500	6.600	0.2520	0.2559	0.2598			
E	6.200	6.400	6.600	0.2441	0.2520	0.2598			
E1 ⁽³⁾	4.300	4.400	4.500	0.1693	0.1732	0.1772			
е	-	0.650	-	-	0.0256	-			
L	0.450	0.600	0.750	0.0177	0.0236	0.0295			
L1	-	1.000	-	-	0.0394	-			



Table 62. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package mechanical data (continued)

Symbol		millimeters		inches ⁽¹⁾			
Symbol	Min.	Min. Typ.		Min.	Тур.	Max.	
k	0°	-	8°	0°	-	8°	
aaa	-	-	0.100	-	-	0.0039	

1. Values in inches are converted from mm and rounded to four decimal digits.

2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.

3. Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.





1. Dimensions are expressed in millimeters.





Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.







10.3 **Thermal characteristics**

The maximum chip junction temperature (T_{Jmax}) must never exceed the values given in Table 26: General operating conditions.

T_{.lmax}, in degrees Celsius, may be calculated using the following equation:

$$T_{Jmax} = T_{Amax} + (P_{Dmax} \times \Theta_{JA})$$

Where:

- TAmax is the maximum ambient temperature in °C _
- Θ_{JA} is the package junction-to-ambient thermal resistance in ° C/W
- P_{Dmax} is the sum of P_{INTmax} and $P_{I/Omax}$ ($P_{Dmax} = P_{INTmax} + P_{I/Omax}$)
- $\mathsf{P}_{\mathsf{INTmax}}$ is the product of I_{DD} and $\mathsf{V}_{\mathsf{DD}},$ expressed in Watts. This is the maximum chip internal power.
- P_{I/Omax} represents the maximum power dissipation on output pins Where:

$$\label{eq:P_I/Omax} \begin{split} \mathsf{P}_{\mathsf{I}/\mathsf{Omax}} &= \Sigma \; (\mathsf{V}_{\mathsf{OL}} * \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) * \mathsf{I}_{\mathsf{OH}}), \\ \text{taking into account the actual } \mathsf{V}_{\mathsf{OL}} / \mathsf{I}_{\mathsf{OL}} \; \text{and } \mathsf{V}_{\mathsf{OH}} / \mathsf{I}_{\mathsf{OH}} \; \text{of the I/Os at low and high level} \end{split}$$
in the application.

Symbol	Parameter	Value	Unit
0	Thermal resistance junction-ambient TSSOP20 - 4 x 4 mm	110	°C/W
Θ_{JA}	Thermal resistance junction-ambient LQFP 32 - 7 x 7 mm	60	°C/W

Table 63. Thermal characteristics⁽¹⁾

Thermal resistances are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection 1 environment.

10.3.1 **Reference document**

JESD51-2 integrated circuits thermal test method environment conditions - natural convection (still air). Available from www.jedec.org.

10.3.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the order code (see Section 11: Ordering information).

The following example shows how to calculate the temperature range needed for a given application.



Assuming the following application conditions:

Maximum ambient temperature T_{Amax}= 75 °C (measured according to JESD51-2), I_{DDmax} = 8 mA, V_{DD} = 5 V

Maximum 20 I/Os used at the same time in output at low level with:

I_{OL} = 8 mA, V_{OL}= 0.4 V

P_{INTmax} = 8 mA x 5 V= 400 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$

This gives: P_{INTmax} = 400 mW and P_{IOmax} 64 mW:

P_{Dmax} = 400 mW + 64 mW

Thus: P_{Dmax} = 464 mW.

Using the values obtained in *Table 63: Thermal characteristics on page 98* T_{Jmax} is calculated as follows:

For LQFP32 60 °C/W

T_{Jmax} = 75 °C + (60 °C/W x464 mW) = 75 °C + 27.8 °C = 102.8 °C

This is within the range of the suffix C version parts (-40 < T_J < 125 °C).

Parts must be ordered at least with the temperature range suffix C.



11 Ordering information

Example:	STM8A	F	62	2	3	Ι	Ρ	С	А	U
Product class										
8-bit automotive microcontroller										
Program memory type										
F = Flash + EEPROM										
Device family										
62 = LIN only										
Program memory size										
1 = 4 Kbyte										
2 = 8 Kbyte										
Pin count										
3 = 20 pins										
6 = 32 pins										
HSI accuracy										
Blank = ± 5%										
I = ± 3%										
Package type										
T = LQFP										
P = TSSOP										
Temperature range										
A = -40 to 85 °C										
C = -40 to 125 °C										
D = -40 to 150 °C										
Number of ADC analog inputs										
Blank = 5 analog inputs										
A = 7 analog inputs										
Packing										
Y = Tray										
U = Tube										
X = Tape and reel compliant with E	EIA 481-C									

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
Samples to run qualification activity.



12 STM8 development tools

Development tools for the STM8 microcontrollers include the full-featured STice emulation system supported by a complete software tool package including C compiler, assembler and integrated development environment with high-level language debugger. In addition, the STM8 is to be supported by a complete range of tools including starter kits, evaluation boards and a low-cost in-circuit debugger/programmer.

12.1 Emulation and in-circuit debugging tools

The STice emulation system offers a complete range of emulation and in-circuit debugging features on a platform that is designed for versatility and cost-effectiveness. In addition, the STM8 application development is supported by a low-cost in-circuit debugger/programmer.

The STice is the fourth generation of full-featured emulators from STMicroelectronics. It offers new advanced debugging capabilities including coverage to help detect and eliminate bottlenecks in application execution and dead code when fine tuning an application.

In addition, STice offers in-circuit debugging and programming of STM8A microcontrollers via the STM8 single wire interface module (SWIM), which allows non-intrusive debugging of an application while it runs on the target microcontroller.

For improved cost effectiveness, STice is based on a modular design that allows you to order exactly what you need to meet your development requirements and to adapt your emulation system to support existing and future ST microcontrollers.

12.1.1 STice key features

- Occurrence and time profiling and code coverage analysis (new features)
- Advanced breakpoints with up to 4 levels of conditions
- Data breakpoints
- Program and data trace recording up to 128 KB records
- Read/write on-the-fly of memory during emulation
- In-circuit debugging/programming via SWIM protocol
- 8-bit probe analyzer
- 1 input and 2 output triggers
- Power supply follower managing application voltages between 1.62 to 5.5 V
- Modularity that allows you to specify the components you need to meet your development requirements and adapt to future requirements.
- Supported by free software tools that include integrated development environment (IDE), programming software interface and assembler for STM8.



12.2 Software tools

STM8 development tools are supported by a complete, free software package from STMicroelectronics that includes ST visual develop (STVD) IDE and the ST visual programmer (STVP) software interface. STVD provides seamless integration of the Cosmic and Raisonance C compilers for STM8.

12.2.1 STM8 toolset

The STM8 toolset with STVD integrated development environment and STVP programming software is available for free download at www.st.com. This package includes:

ST visual develop

Full-featured integrated development environment from STMicroelectronics, featuring:

- Seamless integration of C and ASM toolsets
- Full-featured debugger
- Project management
- Syntax highlighting editor
- Integrated programming interface
- Support of advanced emulation features for STice such as code profiling and coverage

ST visual programmer (STVP)

Easy-to-use, unlimited graphical interface allowing read, write and verify of your STM8 microcontroller Flash program memory, data EEPROM and option bytes. STVP also offers project mode for saving programming configurations and automating programming sequences.

12.2.2 C and assembly toolchains

Control of C and assembly toolchains is seamlessly integrated into the STVD integrated development environment, making it possible to configure and control the building of the application directly from an easy-to-use graphical interface.

Available toolchains include:

Cosmic C compiler for STM8

All compilers are available in free version with a limited code size depending on the compiler. For more information, refer to www.cosmic-software.com, www.raisonance.com, and www.iar.com.

STM8 assembler linker

Free assembly toolchain included in the STM8 toolset, which allows the users to assemble and link your application source code.



12.3 **Programming tools**

During the development cycle, STice provides in-circuit programming of the STM8 Flash microcontroller on the user application board via the SWIM protocol. Additional tools include a low-cost in-circuit programmer as well as ST socket boards, which provide dedicated programming platforms with sockets for programming the STM8.

For production environments, programmers will include a complete range of gang and automated programming solutions from third-party tool developers already supplying programmers for the STM8 family.



13 Revision history

Date	Revision	Changes
11-Oct-2013	1	Initial release.
16-Dec-2013	2	Changed the document status to Production data. Updated <i>Figure: STM8AF6223PxAx TSSOP20 pinout</i> to add SPI_NSS to PD4, TLI to PD2, and change remap function on PB5 from TIM5_BKIn to TIM1_BKIN. Updated <i>Table: STM8AF6223PxAx TSSOP20 pin</i> <i>description</i> to add SPI_NSS to PD4 and TLI to PD2. Updated <i>Table: STM8AF6223 TSSOP20 pin description</i> and <i>Table: LQFP32 pin description</i> . Updated AFR2 definition in <i>Table: STM8AF6223PxAx</i> <i>alternate function remapping bits</i> [7:2] for 20-pin <i>packages</i> . Removed the remapping option on PA3 for AFR[1:0]=10 in <i>Table: STM8AF6223PxAx alternate function</i> <i>remapping bits</i> [1:0] for 20-pin packages. Added note and removed remapping option on PA3 for
		$\begin{array}{l} AFR[1:0]{=}11 \text{ in } \textit{Table: STM8AF6223 alternate function} \\ \textit{remapping bits [1:0] for 20-pin packages. Updated AFR2 \\ \texttt{definition in STM8AF6223 alternate function remapping} \\ \texttt{bits } [7:2] \text{ for 20-pin packages.} \\ \texttt{Added the note below Table: STM8AF6226T alternate } \\ \textit{function remapping bits [1:0] for 32-pin packages.} \\ \texttt{Updated Table: I2C characteristics to modify } t_{h(SDA)} \text{ and} \\ \texttt{add } t_{SP} \\ \texttt{Updated Section: C assembly toolchains.} \\ \end{array}$
03-Apr-2014	3	Replaced STM8AF6226T by STM8AF6226 part number.Added STM8AF6223A part number to coverSTM8AF6223PxAx order codes.Removed LINUART alternate function for PA3 in Table:STM8AF6223PxAx TSSOP20 pin description.Removed note 3 for $I_{DD(AH)}$ in Table: Total currentconsumption in active halt mode at VDD = 5 V.Updated the remapping option on PA3 for AFR[1:0]=11in Table: STM8AF6223 alternate function remapping bits[1:0] for 20-pin packages.Updated notes related to t_{RET} minimum value in Table:Data memory.Updated Table: ESD absolute maximum ratings.Added notes related to protrusions and gate burrs for Dand E1 dimensions in Table: 20-pin, 4.40 mm body, 0.65mm pitch mechanical data.

Table 64. Document revision history



Date	Revision	Changes
10-Jul-2014	4	 Extended the applicability to STM8AF6213 devices. Updated the program memory feature, the power management, and the clock management features on the cover page. Added the table in Section: Memory map. Updated the Figure: f_{CPUmax} versus V_{DD} in Section: Operating conditions. Updated Section: Ordering information.
26-Jun-2015	5	 Added: the footnote about the inrush current below Table 27: Operating conditions at power-up/power-down, Figure 44: LQFP32 marking example (package top view), Figure 47: TSSOP20 marking example (package top view). Updated LIN standard version, the register label for LINUART block in Table 11: General hardware register map, the power dissipation in Table 26: General operating conditions, Table 41: HSI oscillator characteristics for HSI oscillator accuracy, the standard for EMI in Electromagnetic interference (EMI), Figure 48: STM8AF6213/23/23A/26 ordering information scheme(1) (2) to add HSI accuracy. Moved Section 10.3: Thermal characteristics to Section 10: Package information.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved

DocID025118 Rev 5

