

# STM32F101xC STM32F101xD STM32F101xE

High-density access line, ARM-based 32-bit MCU with 256 to 512 KB Flash, 9 timers, 1 ADC and 10 communication interfaces

#### **Features**

- Core: ARM 32-bit Cortex<sup>TM</sup>-M3 CPU
  - 36 MHz maximum frequency,
     1.25 DMIPS/MHz (Dhrystone 2.1)
     performance
  - Single-cycle multiplication and hardware division

#### Memories


- 256 to 512 Kbytes of Flash memory
- up to 48 Kbytes of SRAM
- Flexible static memory controller with 4 Chip Select. Supports Compact Flash, SRAM, PSRAM, NOR and NAND memories
- LCD parallel interface, 8080/6800 modes
- Clock, reset and supply management
  - 2.0 to 3.6 V application supply and I/Os
  - POR, PDR, and programmable voltage detector (PVD)
  - 4-to-16 MHz crystal oscillator
  - Internal 8 MHz factory-trimmed RC
  - Internal 40 kHz RC with calibration capability
  - 32 kHz oscillator for RTC with calibration

#### ■ Low power

- Sleep, Stop and Standby modes
- V<sub>BAT</sub> supply for RTC and backup registers
- 1 x 12-bit, 1 µs A/D converters (up to 16 channels)
  - Conversion range: 0 to 3.6 V
  - Temperature sensor
- 2 x 12-bit D/A converters

#### DMA

- 12-channel DMA controller
- Peripherals supported: timers, ADC, DAC, SPIs, I<sup>2</sup>Cs and USARTs
- Up to 112 fast I/O ports



 51/80/112 I/Os, all mappable on 16 external interrupt vectors and almost all 5 V-tolerant

#### ■ Debug mode

- Serial wire debug (SWD) & JTAG interfaces
- Cortex-M3 Embedded Trace Macrocell™

#### ■ Up to 9 timers

- Up to four 16-bit timers, each with up to 4 IC/OC/PWM or pulse counters
- 2 × watchdog timers (Independent and Window)
- SysTick timer: a 24-bit downcounter
- 2 x 16-bit basic timers to drive the DAC
- Up to 10 communication interfaces
  - Up to 2 x I<sup>2</sup>C interfaces (SMBus/PMBus)
  - Up to 5 USARTs (ISO 7816 interface, LIN, IrDA capability, modem control)
  - Up to 3 SPIs (18 Mbit/s)
- CRC calculation unit, 96-bit unique ID
- ECOPACK<sup>®</sup> packages

Table 1. Device summary

Reference	Part number
STM32F101xC	STM32F101RC STM32F101VC STM32F101ZC
STM32F101xD	STM32F101RD STM32F101VD STM32F101ZD
STM32F101xE	STM32F101RE STM32F101ZE STM32F101VE

## **Contents**

1	Intro	duction		9
2	Desc	cription		. 10
	2.1	Device	overview	. 11
	2.2	Full cor	mpatibility throughout the family	. 14
	2.3		ew	
		2.3.1	ARM <sup>®</sup> Cortex <sup>™</sup> -M3 core with embedded Flash and SRAM	
		2.3.2	Embedded Flash memory	. 15
		2.3.3	CRC (cyclic redundancy check) calculation unit	. 15
		2.3.4	Embedded SRAM	. 15
		2.3.5	FSMC (flexible static memory controller)	. 15
		2.3.6	LCD parallel interface	. 15
		2.3.7	Nested vectored interrupt controller (NVIC)	. 16
		2.3.8	External interrupt/event controller (EXTI)	. 16
		2.3.9	Clocks and startup	. 16
		2.3.10	Boot modes	. 16
		2.3.11	Power supply schemes	. 17
		2.3.12	Power supply supervisor	. 17
		2.3.13	Voltage regulator	. 17
		2.3.14	Low-power modes	. 17
		2.3.15	DMA	. 18
		2.3.16	RTC (real-time clock) and backup registers	. 18
		2.3.17	Timers and watchdogs	. 18
		2.3.18	I <sup>2</sup> C bus	. 20
		2.3.19	Universal synchronous/asynchronous receiver transmitters (USARTs)	20
		2.3.20	Serial peripheral interface (SPI)	. 20
		2.3.21	GPIOs (general-purpose inputs/outputs)	. 20
		2.3.22	ADC (analog to digital converter)	. 21
		2.3.23	DAC (digital-to-analog converter)	. 21
		2.3.24	Temperature sensor	. 21
		2.3.25	Serial wire JTAG debug port (SWJ-DP)	. 21
		2.3.26	Embedded Trace Macrocell™	. 22
3	Pino	hne etu	pin descriptions	23
-		ato unu	h acceubacing	

4	Mem	nory ma	pping	33
5	Elec	trical ch	aracteristics	34
	5.1	Param	eter conditions	34
		5.1.1	Minimum and maximum values	34
		5.1.2	Typical values	34
		5.1.3	Typical curves	34
		5.1.4	Loading capacitor	34
		5.1.5	Pin input voltage	35
		5.1.6	Power supply scheme	35
		5.1.7	Current consumption measurement	36
	5.2	Absolu	te maximum ratings	36
	5.3	Operat	ing conditions	38
		5.3.1	General operating conditions	
		5.3.2	Operating conditions at power-up / power-down	
		5.3.3	Embedded reset and power control block characteristics	
		5.3.4	Embedded reference voltage	40
		5.3.5	Supply current characteristics	40
		5.3.6	External clock source characteristics	48
		5.3.7	Internal clock source characteristics	53
		5.3.8	PLL characteristics	55
		5.3.9	Memory characteristics	55
		5.3.10	FSMC characteristics	56
		5.3.11	EMC characteristics	75
		5.3.12	Absolute maximum ratings (electrical sensitivity)	76
		5.3.13	I/O port characteristics	77
		5.3.14	NRST pin characteristics	80
		5.3.15	TIM timer characteristics	81
		5.3.16	Communications interfaces	81
		5.3.17	12-bit ADC characteristics	86
		5.3.18	DAC electrical specifications	91
		5.3.19	Temperature sensor characteristics	93
6	Pack	kage cha	aracteristics	94
	6.1	Packag	ge mechanical data	94
	6.2	Therma	al characteristics	99
		6.2.1	Reference document	
<b>47/</b>			Doc ID 14610 Rev 7	3/106

Contents	STM32F101xC, STM32F101xD, STM32F101xE
	0:::::0::x0, 0:::::0::x2, 0:::::02:: :0::x2

	6.2.2	Evaluating the maximum junction temperature for an application 100
7	Part number	ring101
8	Revision his	story

## **List of tables**

Table 1.	Device summary	
Table 2.	STM32F101xC, STM32F101xD and STM32F101xE features and peripheral counts	. 11
Table 3.	STM32F101xx family	. 14
Table 4.	Timer feature comparison	. 19
Table 5.	High-density STM32F101xx pin definitions	. 25
Table 6.	FSMC pin definition	. 31
Table 7.	Voltage characteristics	. 36
Table 8.	Current characteristics	. 37
Table 9.	Thermal characteristics	. 37
Table 10.	General operating conditions	. 38
Table 11.	Operating conditions at power-up / power-down	. 38
Table 12.	Embedded reset and power control block characteristics	. 39
Table 13.	Embedded internal reference voltage	. 40
Table 14.	Maximum current consumption in Run mode, code with data processing	
	running from Flash	. 41
Table 15.	Maximum current consumption in Run mode, code with data processing	
	running from RAM	. 41
Table 16.	Maximum current consumption in Sleep mode, code running from Flash or RAM	. 43
Table 17.	Typical and maximum current consumptions in Stop and Standby modes	. 43
Table 18.	Typical current consumption in Run mode, code with data processing	
	running from Flash	. 46
Table 19.	Typical current consumption in Sleep mode, code running from Flash or RAM	
Table 20.	Peripheral current consumption	. 48
Table 21.	High-speed external user clock characteristics	. 49
Table 22.	Low-speed user external clock characteristics	. 49
Table 23.	HSE 4-16 MHz oscillator characteristics	. 51
Table 24.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	. 52
Table 25.	HSI oscillator characteristics	. 53
Table 26.	LSI oscillator characteristics	. 54
Table 27.	Low-power mode wakeup timings	. 54
Table 28.	PLL characteristics	. 55
Table 29.	Flash memory characteristics	. 55
Table 30.	Flash memory endurance and data retention	. 56
Table 31.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	. 57
Table 32.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	. 58
Table 33.	Asynchronous multiplexed NOR/PSRAM read timings	
Table 34.	Asynchronous multiplexed NOR/PSRAM write timings	
Table 35.	Synchronous multiplexed NOR/PSRAM read timings	. 62
Table 36.	Synchronous multiplexed PSRAM write timings	
Table 37.	Synchronous non-multiplexed NOR/PSRAM read timings	
Table 38.	Synchronous non-multiplexed PSRAM write timings	
Table 39.	Switching characteristics for PC Card/CF read and write cycles	
Table 40.	Switching characteristics for NAND Flash read and write cycles	
Table 41.	EMS characteristics	
Table 42.	EMI characteristics	
Table 43.	ESD absolute maximum ratings	
Table 44.	Electrical sensitivities	
Table 45	I/O static characteristics	77



#### List of tables

Table 46.	Output voltage characteristics	78
Table 47.	I/O AC characteristics	79
Table 48.	NRST pin characteristics	80
Table 49.	TIMx characteristics	81
Table 50.	I <sup>2</sup> C characteristics	
Table 51.	SCL frequency (f <sub>PCI K1</sub> = 36 MHz, V <sub>DD</sub> = 3.3 V)	83
Table 52.	SPI characteristics	
Table 53.	ADC characteristics	87
Table 54.	$R_{AIN}$ max for $f_{ADC}$ = 14 MHz	88
Table 55.	ADC accuracy - limited test conditions	88
Table 56.	ADC accuracy	89
Table 57.	DAC characteristics	91
Table 58.	TS characteristics	93
Table 59.	LFBGA144 – 144-ball low profile fine pitch ball grid array, 10 x 10 mm,	
	0.8 mm pitch, package data	95
Table 60.	LQFP144, 20 x 20 mm, 144-pin thin quad flat package mechanical data	96
Table 61.	LQPF100 - 14 x 14 mm, 100-pin low-profile quad flat package mechanical data	97
Table 62.	LQFP64 - 10 x 10 mm, 64 pin low-profile quad flat package mechanical data	98
Table 63.	Package thermal characteristics	99
Table 64	Ordering information schome	101



## **List of figures**

Figure 1.	STM32F101xC, STM32F101xD and STM32F101xE access line block diagram	12
Figure 2.	Clock tree	
Figure 3.	STM32F101xC, STM32F101xD and STM32F101xE access line LQFP144 pinout	23
Figure 4.	STM32F101xC, STM32F101xD and STM32F101xE LQFP100 pinout	24
Figure 5.	STM32F101xC, STM32F101xD and STM32F101xE LQFP64 pinout	25
Figure 6.	Memory map	33
Figure 7.	Pin loading conditions	
Figure 8.	Pin input voltage	35
Figure 9.	Power supply scheme	35
Figure 10.	Current consumption measurement scheme	36
Figure 11.	Typical current consumption in Run mode versus frequency (at 3.6 V) -	
_	code with data processing running from RAM, peripherals enabled	42
Figure 12.	Typical current consumption in Run mode versus frequency (at 3.6 V) -	
_	code with data processing running from RAM, peripherals disabled	42
Figure 13.	Typical current consumption on V <sub>BAT</sub> with RTC on vs. temperature at	
· ·	different V <sub>BAT</sub> values	44
Figure 14.	Typical current consumption in Stop mode with regulator in run mode	
_	versus temperature at different V <sub>DD</sub> values	44
Figure 15.	Typical current consumption in Stop mode with regulator in low-power	
_	mode versus temperature at different V <sub>DD</sub> values	45
Figure 16.	Typical current consumption in Standby mode versus temperature at	
_	different V <sub>DD</sub> values	45
Figure 17.	High-speed external clock source AC timing diagram	50
Figure 18.	Low-speed external clock source AC timing diagram	
Figure 19.	Typical application with an 8 MHz crystal	52
Figure 20.	Typical application with a 32.768 kHz crystal	
Figure 21.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	
Figure 22.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	57
Figure 23.	Asynchronous multiplexed NOR/PSRAM read waveforms	
Figure 24.	Asynchronous multiplexed NOR/PSRAM write waveforms	
Figure 25.	Synchronous multiplexed NOR/PSRAM read timings	
Figure 26.	Synchronous multiplexed PSRAM write timings	
Figure 27.	Synchronous non-multiplexed NOR/PSRAM read timings	
Figure 28.	Synchronous non-multiplexed PSRAM write timings	
Figure 29.	PC Card/CompactFlash controller waveforms for common memory read access	
Figure 30.	PC Card/CompactFlash controller waveforms for common memory write access	
Figure 31.	PC Card/CompactFlash controller waveforms for attribute memory read	
J	access	69
Figure 32.	PC Card/CompactFlash controller waveforms for attribute memory write	
J	access	70
Figure 33.	PC Card/CompactFlash controller waveforms for I/O space read access	
Figure 34.	PC Card/CompactFlash controller waveforms for I/O space write access	
Figure 35.	NAND controller waveforms for read access	
Figure 36.	NAND controller waveforms for write access	
Figure 37.	NAND controller waveforms for common memory read access	
Figure 38.	NAND controller waveforms for common memory write access	
Figure 39.	I/O AC characteristics definition	
Figure 40.	Recommended NRST pin protection	



Figure 41.	I <sup>2</sup> C bus AC waveforms and measurement circuit <sup>(1)</sup>	83
Figure 42.	SPI timing diagram - slave mode and CPHA=0	85
Figure 43.	SPI timing diagram - slave mode and CPHA=1 <sup>(1)</sup>	
Figure 44.	SPI timing diagram - master mode <sup>(1)</sup>	86
Figure 45.	ADC accuracy characteristics	89
Figure 46.	Typical connection diagram using the ADC	
Figure 47.	Power supply and reference decoupling (V <sub>RFF+</sub> not connected to V <sub>DDA</sub> )	90
Figure 48.	Power supply and reference decoupling (VREF+ connected to VDDA)	91
Figure 49.	12-bit buffered /non-buffered DAC	93
Figure 50.	Recommended PCB design rules (0.80/0.75 mm pitch BGA)	94
Figure 51.	LFBGA144 – 144-ball low profile fine pitch ball grid array, 10 x 10 mm,	
	0.8 mm pitch, package outline	95
Figure 52.	LQFP144, 20 x 20 mm, 144-pin thin quad flat	
_	package outline	96
Figure 53.	Recommended footprint <sup>(1)</sup>	96
Figure 54.	LQFP100 – 14 x 14 mm, 100-pin low-profile quad flat package outline	97
Figure 55.	Recommended footprint <sup>(1)</sup>	97
Figure 56.	LQFP64 – 10 x 10 mm, 64 pin low-profile quad flat package outline	
Figure 57.	Recommended footprint <sup>(1)</sup>	98
Figure 58.	LQFP64 P <sub>D</sub> max vs. T <sub>A</sub>	. 100

**577** 

#### 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F101xC, STM32F101xD and STM32F101xE high-density access line microcontrollers. For more details on the whole STMicroelectronics STM32F101xx family, please refer to Section 2.2: Full compatibility throughout the family.

The high-density STM32F101xx datasheet should be read in conjunction with the STM32F10xxx reference manual.

For information on programming, erasing and protection of the internal Flash memory please refer to the *STM32F10xxx Flash programming manual*.

The reference and Flash programming manuals are both available from the STMicroelectronics website www.st.com.

For information on the Cortex<sup>™</sup>-M3 core please refer to the Cortex<sup>™</sup>-M3 Technical Reference Manual, available from the www.arm.com website at the following address: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0337e/.



## 2 Description

The STM32F101xC, STM32F101xD and STM32F101xE access line family incorporates the high-performance ARM<sup>®</sup> Cortex™-M3 32-bit RISC core operating at a 36 MHz frequency, high-speed embedded memories (Flash memory up to 512 Kbytes and SRAM up to 48 Kbytes), and an extensive range of enhanced I/Os and peripherals connected to two APB buses. All devices offer one 12-bit ADC, four general-purpose 16-bit timers, as well as standard and advanced communication interfaces: up to two I<sup>2</sup>Cs, three SPIs and five USARTs.

The STM32F101xx high-density access line family operates in the -40 to +85 °C temperature range, from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F101xx high-density access line family offers devices in 3 different package types: from 64 pins to 144 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the STM32F101xx high-density access line microcontroller family suitable for a wide range of applications:

- Medical and handheld equipment
- PC peripherals gaming and GPS platforms
- Industrial applications, PLC, printers, and scanners
- Alarm systems and video intercom

Figure 1 shows the general block diagram of the device family.

#### 2.1 Device overview

Table 2. STM32F101xC, STM32F101xD and STM32F101xE features and peripheral counts

Peri	STM32F101Rx			STM32F101Vx			STM32F101Zx			
Flash memory in Kbytes		256	384	512	256	384	512	256	384	512
SRAM in k	(bytes	32	4	8	32	4	8	32	4	8
FSMC			No			Yes <sup>(1)</sup>			Yes	
Timers	General- purpose					4				
	Basic		2							
	SPI					3				
Comm	I <sup>2</sup> C	2								
	USART	5								
GPIOs		51			80			112		
12-bit ADC Number of		1 16			1 16			1 16		
12-bit DAC Number of		1 2								
CPU frequ	ency	36 MHz								
Operating	voltage	2.0 to 3.6 V								
Operating temperatures		Ambient temperature: -40 to +85 °C (see <i>Table 10</i> ) Junction temperature: -40 to +105 °C (see <i>Table 10</i> )								
Package			LQFP64	-	I	LQFP100			LQFP144	

For the LQFP100 package, only FSMC Bank1 and Bank2 are available. Bank1 can only support a
multiplexed NOR/PSRAM memory using the NE1 Chip Select. Bank2 can only support a 16- or 8-bit
NAND Flash memory using the NCE2 Chip Select. The interrupt line cannot be used since Port G is not
available in this package.





Figure 1. STM32F101xC, STM32F101xD and STM32F101xE access line block diagram

- 1.  $T_A = -40~^{\circ}C$  to +85  $^{\circ}C$  (junction temperature up to 105  $^{\circ}C$ ).
- 2. AF = alternate function on I/O port pin.

Figure 2. **Clock tree** 



- When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is
- 2. To have an ADC conversion time of 1  $\mu$ s, APB2 must be at 14 MHz or 28 MHz.

#### 2.2 Full compatibility throughout the family

The STM32F101xx is a complete family whose members are fully pin-to-pin, software and feature compatible. In the reference manual, the STM32F101x4 and STM32F101x6 are identified as low-density devices, the STM32F101x8 and STM32F101xB are referred to as medium-density devices, and the STM32F101xC, STM32F101xD and STM32F101xE are referred to as high-density devices.

Low- and high-density devices are an extension of the STM32F101x8/B medium-density devices, they are specified in the STM32F101x4/6 and STM32F101xC/D/E datasheets, respectively.

Low-density devices feature lower Flash memory and RAM capacities, less timers and peripherals. High-density devices have higher Flash memory and RAM densities, and additional peripherals like FSMC and DACwhile remaining fully compatible with the other members of the family.

The STM32F101x4, STM32F101x6, STM32F101xC, STM32F101xD and STM32F101xE are a drop-in replacement for the STM32F101x8/B devices, allowing the user to try different memory densities and providing a greater degree of freedom during the development cycle.

Moreover, the STM32F101xx access line family is fully compatible with all existing STM32F103xx performance line and STM32F102xx USB access line devices.

				Memory size	•			
	Low-densi	ity devices	Medium-der	nsity devices	High-density devices			
Pinout	16 KB 32 KB Flash Flash <sup>(1)</sup>		64 KB 128 KB Flash Flash		256 KB Flash	384 KB Flash	512 KB Flash	
	4 KB RAM 6 KB RAM		10 KB RAM 16 KB RAM		32 KB RAM	48 KB RAM	48 KB RAM	
144			3 × USARTs		$5 \times \text{USARTs}$ $4 \times 16$ -bit timers, $2 \times \text{basic timers}$ $3 \times \text{SPIs}$ , $2 \times \text{I}^2\text{Cs}$ , $1 \times \text{ADC}$ , $2 \times \text{DACs}$			
100								
64	2 × USARTs 2 × 16-bit timers 1 × SPI, 1 × I <sup>2</sup> C		3 × 16-bit timers 2 × SPIs, 2 × I2Cs, 1 × ADC		FSMC (100 and 144 pins)			
48								
36	1 × ADC							

Table 3. STM32F101xx family

#### 2.3 Overview

#### 2.3.1 ARM<sup>®</sup> Cortex<sup>™</sup>-M3 core with embedded Flash and SRAM

The ARM Cortex<sup>TM</sup>-M3 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

For orderable part numbers that do not show the A internal code after the temperature range code (6), the
reference datasheet for electrical characteristics is that of the STM32F101x8/B medium-density devices.

The ARM Cortex<sup>™</sup>-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The STM32F101xC, STM32F101xD and STM32F101xE access line family having an embedded ARM core, is therefore compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the device family.

#### 2.3.2 Embedded Flash memory

256 to 512 Kbytes of embedded Flash are available for storing programs and data.

#### 2.3.3 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

#### 2.3.4 Embedded SRAM

Up to 48 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

#### 2.3.5 FSMC (flexible static memory controller)

The FSMC is embedded in the STM32F101xC, STM32F101xD and STM32F101xE access line family. It has four Chip Select outputs supporting the following modes: PC Card/Compact Flash, SRAM, PSRAM, NOR and NAND.

Functionality overview:

- The three FSMC interrupt lines are ORed in order to be connected to the NVIC
- No read FIFO
- Code execution from external memory except for NAND Flash and PC Card
- No boot capability
- The targeted frequency is HCLK/2, so external access is at 18 MHz when HCLK is at 36 MHz

#### 2.3.6 LCD parallel interface

The FSMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high-performance solutions using external controllers with dedicated acceleration.

#### 2.3.7 Nested vectored interrupt controller (NVIC)

The STM32F101xC, STM32F101xD and STM32F101xE access line embeds a nested vectored interrupt controller able to handle up to 60 maskable interrupt channels (not including the 16 interrupt lines of Cortex<sup>™</sup>-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

#### 2.3.8 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 19 edge detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 112 GPIOs can be connected to the 16 external interrupt lines.

#### 2.3.9 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock is available when necessary (for example with failure of an indirectly used external oscillator).

Several prescalers are used to configure the AHB frequency, the high-speed APB (APB2) domain and the low-speed APB (APB1) domain. The maximum frequency of the AHB and APB domains is 36 MHz. See *Figure 2* for details on the clock tree.

#### 2.3.10 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from User Flash
- Boot from System Memory
- Boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART1.

#### 2.3.11 Power supply schemes

- $V_{DD} = 2.0$  to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through  $V_{DD}$  pins.
- $V_{SSA}$ ,  $V_{DDA}$  = 2.0 to 3.6 V: external analog power supplies for ADC, Reset blocks, RCs and PLL (minimum voltage to be applied to  $V_{DDA}$  is 2.4 V when the ADC is used).  $V_{DDA}$  and  $V_{SSA}$  must be connected to  $V_{DD}$  and  $V_{SS}$ , respectively.
- $V_{BAT}$  = 1.8 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when  $V_{DD}$  is not present.

For more details on how to connect power pins, refer to Figure 9: Power supply scheme.

#### 2.3.12 Power supply supervisor

The device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry. It is always active, and ensures proper operation starting from/down to 2 V. The device remains in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$ , without the need for an external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}/V_{DDA}$  power supply and compares it to the  $V_{PVD}$  threshold. An interrupt can be generated when  $V_{DD}/V_{DDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}/V_{DDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software. Refer to Table 12: Embedded reset and power control block characteristics for the values of  $V_{POR/PDR}$  and  $V_{PVD}$ .

#### 2.3.13 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in the nominal regulation mode (Run)
- LPR is used in the Stop modes.
- Power down is used in Standby mode: the regulator output is in high impedance: the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost)

This regulator is always enabled after reset. It is disabled in Standby mode.

#### 2.3.14 Low-power modes

The STM32F101xC, STM32F101xD and STM32F101xE access line supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### Stop mode

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output or the RTC alarm.

#### Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), a IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

#### 2.3.15 DMA

The flexible 12-channel general-purpose DMAs (7 channels for DMA1 and 5 channels for DMA2) are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers.

The two DMA controllers support circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, general-purpose and basic timers TIMx, DAC and ADC.

#### 2.3.16 RTC (real-time clock) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on  $V_{DD}$  supply when present or through the  $V_{BAT}$  pin. The backup registers are forty-two 16-bit registers used to store 84 bytes of user application data when  $V_{DD}$  power is not present. They are not reset by a system or power reset, and they are not reset when the device wakes up from the Standby mode.

The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low power RC oscillator or the high speed external clock divided by 128. The internal low-speed RC has a typical frequency of 40 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation. The RTC features a 32-bit programmable counter for long term measurement using the Compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

#### 2.3.17 Timers and watchdogs

The high-density STM32F101xx access line devices include up to four general-purpose timers, two basic timers, two watchdog timers and a SysTick timer.

Table 4 compares the features of the general-purpose and basic timers.

5//

Counter Counter **Prescaler DMA** request Capture/compare Complementary Timer resolution factor generation channels outputs type TIM2, Up, Any integer TIM3, 16-bit between 1 4 No down, Yes TIM4, and 65536 up/down TIM5 Any integer TIM6, 16-bit 0 Up between 1 Yes No TIM7 and 65536

Table 4. Timer feature comparison

#### General-purpose timers (TIMx)

There are up to 4 synchronizable general-purpose timers (TIM2, TIM3, TIM4 and TIM5) embedded in the STM32F101xC, STM32F101xD and STM32F101xE access line devices. These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input captures / output compares / PWMs on the largest packages.

The general-purpose timers can work together with the advanced-control timer via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

#### **Basic timers TIM6 and TIM7**

These timers are mainly used for DAC trigger generation. They can also be used as a generic 16-bit time base.

#### Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

#### Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

#### SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

#### 2.3.18 I2C bus

Up to two I<sup>2</sup>C bus interfaces can operate in multi-master and slave modes. They support standard and fast modes.

They support 7/10-bit addressing mode and 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SMBus 2.0/PMBus.

#### 2.3.19 Universal synchronous/asynchronous receiver transmitters (USARTs)

The STM32F101xC, STM32F101xD and STM32F101xE access line embeds three universal synchronous/asynchronous receiver transmitters (USART1, USART2 and USART3) and two universal asynchronous receiver transmitters (UART4 and UART5).

These five interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. The five interfaces are able to communicate at speeds of up to 2.25 Mbit/s.

USART1, USART2 and USART3 also provide hardware management of the CTS and RTS signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller except for UART5.

#### 2.3.20 Serial peripheral interface (SPI)

Up to three SPIs are able to communicate up to 18 Mbits/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

All SPIs can be served by the DMA controller.

#### 2.3.21 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current-capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

#### 2.3.22 ADC (analog to digital converter)

A 12-bit analog-to-digital converter is embedded into STM32F101xC, STM32F101xD and STM32F101xE access line devices. It has up to 16 external channels, performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

#### 2.3.23 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- external triggers for conversion
- input voltage reference V<sub>REF+</sub>

Seven DAC trigger inputs are used in the STM32F101xC, STM32F101xD and STM32F101xE access line family. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

#### 2.3.24 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 2 V <  $V_{DDA}$  < 3.6 V. The temperature sensor is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

#### 2.3.25 Serial wire JTAG debug port (SWJ-DP)


The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

#### 2.3.26 Embedded Trace Macrocell™

The ARM® Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F10xxx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.

## 3 Pinouts and pin descriptions

Figure 3. STM32F101xC, STM32F101xD and STM32F101xE access line LQFP144 pinout






Figure 4. STM32F101xC, STM32F101xD and STM32F101xE LQFP100 pinout

Figure 5. STM32F101xC, STM32F101xD and STM32F101xE LQFP64 pinout

Table 5. High-density STM32F101xx pin definitions

	Pins				(2)	Main	Alternate functions <sup>(4)</sup>	
LQFP144	LQFP64	LQFP100	Pin name	Type <sup>(1)</sup>	I / O Level <sup>(2)</sup>	function <sup>(3)</sup> (after reset)	Default	Remap
1	-	1	PE2	I/O	FT	PE2	TRACECLK/ FSMC_A23	
2	-	2	PE3	I/O	FT	PE3	TRACED0/FSMC_A19	
3	-	3	PE4	I/O	FT	PE4	TRACED1/FSMC_A20	
4	-	4	PE5	I/O	FT	PE5	TRACED2/FSMC_A21	
5	-	5	PE6	I/O	FT	PE6	TRACED3/FSMC_A22	
6	1	6	V <sub>BAT</sub>	S		$V_{BAT}$		
7	2	7	PC13-TAMPER-RTC <sup>(5)</sup>	I/O		PC13 <sup>(6)</sup>	TAMPER-RTC	
8	3	8	PC14-OSC32_IN <sup>(5)</sup>	I/O		PC14 <sup>(6)</sup>	OSC32_IN	
9	4	9	PC15-OSC32_OUT <sup>(5)</sup>	I/O		PC15 <sup>(6)</sup>	OSC32_OUT	
10	-	-	PF0	I/O	FT	PF0	FSMC_A0	
11	-	-	PF1	I/O	FT	PF1	FSMC_A1	
12	-	-	PF2	I/O	FT	PF2	FSMC_A2	
13	-	-	PF3	I/O	FT	PF3	FSMC_A3	
14	-	-	PF4	I/O	FT	PF4	FSMC_A4	
15	-	-	PF5	I/O	FT	PF5	FSMC_A5	
16	-	10	V <sub>SS_5</sub>	S		V <sub>SS_5</sub>		
17	-	11	V <sub>DD_5</sub>	S		V <sub>DD_5</sub>		

Table 5. High-density STM32F101xx pin definitions (continued)

	Pins		gir-defisity 3 miozi 10		•	Main	Alternate functi	ons <sup>(4)</sup>
LQFP144	LQFP64	LQFP100	Pin name	Type (1) O C (2) Main function (3) (after reset)		function <sup>(3)</sup>	Default	Remap
18	•	•	PF6	I/O		PF6	FSMC_NIORD	
19	ı	ı	PF7	I/O		PF7	FSMC_NREG	
20	1		PF8	I/O		PF8	FSMC_NIOWR	
21	ı	ı	PF9	I/O		PF9	FSMC_CD	
22	1		PF10	I/O		PF10	FSMC_INTR	
23	5	12	OSC_IN	I		OSC_IN		
24	6	13	OSC_OUT	0		OSC_OUT		
25	7	14	NRST	I/O		NRST		
26	8	15	PC0	I/O		PC0	ADC_IN10	
27	9	16	PC1	I/O		PC1	ADC_IN11	
28	10	17	PC2	I/O		PC2	ADC_IN12	
29	11	18	PC3	I/O		PC3	ADC_IN13	
30	12	19	V <sub>SSA</sub>	S		V <sub>SSA</sub>		
31	•	20	V <sub>REF-</sub>	S		V <sub>REF-</sub>		
32	•	21	V <sub>REF+</sub>	S		V <sub>REF+</sub>		
33	13	22	V <sub>DDA</sub>	S		$V_{DDA}$		
34	14	23	PA0-WKUP	I/O		PA0	WKUP/ USART2_CTS <sup>(7)</sup> / ADC_IN0/TIM5_CH1/ TIM2_CH1_ETR <sup>(7)</sup>	
35	15	24	PA1	I/O		PA1	USART2_RTS <sup>(7)</sup> / ADC_IN1/TIM5_CH2 TIM2_CH2 <sup>(7)</sup>	
36	16	25	PA2	I/O		PA2	USART2_TX <sup>(7)</sup> / TIM5_CH3/ADC_IN2/ TIM2_CH3 <sup>(7)</sup>	
37	17	26	PA3	I/O		PA3	USART2_RX <sup>(7)</sup> / TIM5_CH4 / ADC_IN3/ TIM2_CH4 <sup>(7)</sup>	
38	18	27	V <sub>SS_4</sub>	S		$V_{SS\_4}$		
39	19	28	$V_{DD\_4}$	S		V <sub>DD_4</sub>		
40	20	29	PA4	I/O		PA4	SPI1_NSS/ DAC_OUT1 ADC_IN4 / USART2_CK <sup>(7)</sup>	
41	21	30	PA5	I/O		PA5	SPI1_SCK/ DAC_OUT2/ADC_IN5	
42	22	31	PA6	I/O		PA6	SPI1_MISO / ADC_IN6 / TIM3_CH1 <sup>(7)</sup>	

Table 5. High-density STM32F101xx pin definitions (continued)

	Pins				(2)	Main	Alternate function	ons <sup>(4)</sup>
LQFP144	LQFP64	LQFP100	Pin name	Type <sup>(1)</sup>	I / O Level <sup>(2)</sup>	Main function <sup>(3)</sup> (after reset)	Default	Remap
43	23	32	PA7	I/O		PA7	SPI1_MOSI / ADC_IN7/ TIM3_CH2 <sup>(7)</sup>	
44	24	33	PC4	I/O		PC4	ADC_IN14	
45	25	34	PC5	I/O		PC5	ADC_IN15	
46	26	35	PB0	I/O		PB0	ADC_IN8 / TIM3_CH3 <sup>(7)</sup>	
47	27	36	PB1	I/O		PB1	ADC_IN9/TIM3_CH4 <sup>(7)</sup>	
48	28	37	PB2	I/O	FT	PB2/BOOT1		
49	-	-	PF11	I/O	FT	PF11	FSMC_NIOS16	
50	-	-	PF12	I/O	FT	PF12	FSMC_A6	
51	-	-	V <sub>SS_6</sub>	S		V <sub>SS_6</sub>		
52	-	-	$V_{DD_{-6}}$	S		$V_{DD_6}$		
53	-	-	PF13	I/O	FT	PF13	FSMC_A7	
54	-	-	PF14	I/O	FT	PF14	FSMC_A8	
55	-	-	PF15	I/O	FT	PF15	FSMC_A9	
56	-	-	PG0	I/O	FT	PG0	FSMC_A10	
57	-	-	PG1	I/O	FT	PG1	FSMC_A11	
58	-	38	PE7	I/O	FT	PE7	FSMC_D4	
59	-	39	PE8	I/O	FT	PE8	FSMC_D5	
60	-	40	PE9	I/O	FT	PE9	FSMC_D6	
61	-	-	V <sub>SS_7</sub>	S		V <sub>SS_7</sub>		
62	-	-	V <sub>DD_7</sub>	S		V <sub>DD_7</sub>		
63	-	41	PE10	I/O	FT	PE10	FSMC_D7	
64	-	42	PE11	I/O	FT	PE11	FSMC_D8	
65	-	43	PE12	I/O	FT	PE12	FSMC_D9	
66	-	44	PE13	I/O	FT	PE13	FSMC_D10	
67	-	45	PE14	I/O	FT	PE14	FSMC_D11	
68	-	46	PE15	I/O	FT	PE15	FSMC_D12	
69	29	47	PB10	I/O	FT	PB10	I2C2_SCL/ USART3_TX <sup>(7)</sup>	TIM2_CH3
70	30	48	PB11	I/O	FT	PB11	I2C2_SDA/ USART3_RX <sup>(7)</sup>	TIM2_CH4
71	31	49	V <sub>SS_1</sub>	S		V <sub>SS_1</sub>		
72	32	50	V <sub>DD_1</sub>	S		V <sub>DD_1</sub>		
73	33	51	PB12	I/O	FT	PB12	SPI2_NSS <sup>(7)</sup> / I2C2_SMBA USART3_CK <sup>(7)</sup>	

Table 5. High-density STM32F101xx pin definitions (continued)

Iabic	Pins		gir-defisity 3 miszi 10		5	`	Alternate func	tions <sup>(4)</sup>
LQFP144	LQFP64	LQFP100	Pin name	Type <sup>(1)</sup>		Main function <sup>(3)</sup> (after reset)	Default	Remap
74	34	52	PB13	I/O	FT	PB13	SPI2_SCK <sup>(7)</sup> / USART3_CTS <sup>(7)</sup>	
75	35	53	PB14	I/O	FT	PB14	SPI2_MISO <sup>(7)</sup> / USART3_RTS <sup>(7)</sup>	
76	36	54	PB15	I/O	FT	PB15	SPI2_MOSI <sup>(7)</sup>	
77	-	55	PD8	I/O	FT	PD8	FSMC_D13	USART3_TX
78	-	56	PD9	I/O	FT	PD9	FSMC_D14	USART3_RX
79	-	57	PD10	I/O	FT	PD10	FSMC_D15	USART3_CK
80	-	58	PD11	I/O	FT	PD11	FSMC_A16	USART3_CTS
81	-	59	PD12	I/O	FT	PD12	FSMC_A17	TIM4_CH1 / USART3_RTS
82	-	60	PD13	I/O	FT	PD13	FSMC_A18	TIM4_CH2
83	-	-	V <sub>SS_8</sub>	S		V <sub>SS_8</sub>		
84	-	1	$V_{DD_{-8}}$	S		V <sub>DD_8</sub>		
85	-	61	PD14	I/O	FT	PD14	FSMC_D0	TIM4_CH3
86	-	62	PD15	I/O	FT	PD15	FSMC_D1	TIM4_CH4
87	-	•	PG2	I/O	FT	PG2	FSMC_A12	
88	-	•	PG3	I/O	FT	PG3	FSMC_A13	
89	-	•	PG4	I/O	FT	PG4	FSMC_A14	
90	-	•	PG5	I/O	FT	PG5	FSMC_A15	
91	-	•	PG6	I/O	FT	PG6	FSMC_INT2	
92	-	•	PG7	I/O	FT	PG7	FSMC_INT3	
93	-	•	PG8	I/O	FT	PG8		
94	-		V <sub>SS_9</sub>	S		V <sub>SS_9</sub>		
95	-	-	V <sub>DD_9</sub>	S		V <sub>DD_9</sub>		
96	37	63	PC6	I/O	FT	PC6		TIM3_CH1
97	38	64	PC7	I/O	FT	PC7		TIM3_CH2
98	39	65	PC8	I/O	FT	PC8		TIM3_CH3
99	40	66	PC9	I/O	FT	PC9		TIM3_CH4
100	41	67	PA8	I/O	FT	PA8	USART1_CK/ MCO	
101	42	68	PA9	I/O	FT	PA9	USART1_TX <sup>(7)</sup>	
102	43	69	PA10	I/O	FT	PA10	USART1_RX <sup>(7)</sup>	
103	44	70	PA11	I/O	FT	PA11	USART1_CTS	

Table 5. High-density STM32F101xx pin definitions (continued)

Table	Pins		gri-defisity 3 fwi32f fo		•	,	Alternate func	tions <sup>(4)</sup>
LQFP144	LQFP64	LQFP100	Pin name	Main function <sup>(3)</sup> (after reset)			Default	Remap
104	45	71	PA12	I/O	FT	PA12	USART1_RTS	
105	46	72	PA13	I/O	FT	JTMS-SWDIO		PA13
106	-	73			No	t connected		
107	47	74	$V_{SS\_2}$	S		$V_{\rm SS\_2}$		
108	48	75	$V_{DD\_2}$	S		$V_{DD_2}$		
109	49	76	PA14	I/O	FT	JTCK-SWCLK		PA14
110	50	77	PA15	I/O	FT	JTDI	SPI3_NSS	TIM2_CH1_ETR/ PA15 /SPI1_NSS
111	51	78	PC10	I/O	FT	PC10	UART4_TX	USART3_TX
112	52	79	PC11	I/O	FT	PC11	UART4_RX	USART3_RX
113	53	80	PC12	I/O	FT	PC12	UART5_TX	USART3_CK
114	5	81	PD0	I/O	FT	OSC_IN <sup>(8)</sup>	FSMC_D2 <sup>(9)</sup>	
115	6	82	PD1	I/O	FT	OSC_OUT <sup>(8)</sup>	FSMC_D3 <sup>(9)</sup>	
116	54	83	PD2	I/O	FT	PD2	TIM3_ETR/UART5_RX	
117		84	PD3	I/O	FT	PD3	FSMC_CLK	USART2_CTS
118	-	85	PD4	I/O	FT	PD4	FSMC_NOE	USART2_RTS
119		86	PD5	I/O	FT	PD5	FSMC_NWE	USART2_TX
120			V <sub>SS_10</sub>	S		V <sub>SS_10</sub>		
121	1	1	$V_{DD\_10}$	S		V <sub>DD_10</sub>		
122		87	PD6	I/O	FT	PD6	FSMC_NWAIT	USART2_RX
123	1	88	PD7	I/O	FT	PD7	FSMC_NE1/ FSMC_NCE2	USART2_CK
124	-		PG9	I/O	FT	PG9	FSMC_NE2/ FSMC_NCE3	
125	-	•	PG10	I/O	FT	PG10	FSMC_NE3/ FSMC_NCE4_1	
126	-	-	PG11	I/O	FT	PG11	FSMC_NCE4_2	
127	-	-	PG12	I/O	FT	PG12	FSMC_NE4	
128	-	-	PG13	I/O	FT	PG13	FSMC_A24	
129	-	-	PG14	I/O	FT	PG14	FSMC_A25	
130	-	1	V <sub>SS_11</sub>	S		V <sub>SS_11</sub>		
131	-	-	V <sub>DD_11</sub>	S		V <sub>DD_11</sub>		
132	-	-	PG15	I/O	FT	PG15		

Table 5. High-density STM32F101xx pin definitions (continued)

	Pins				(2)	Main	Alternate funct	ions <sup>(4)</sup>
LQFP144	LQFP64	LQFP100	Pin name	Type <sup>(1)</sup>	1/0 Level <sup>(2)</sup>	function <sup>(3)</sup> (after reset)	Default	Remap
133	55	89	PB3	I/O	FT	JTDO	SPI3_SCK	TIM2_CH2 /PB3 TRACESWO SPI1_SCK
134	56	90	PB4	I/O	FT	NJTRST	SPI3_MISO	PB4 / TIM3_CH1 SPI1_MISO
135	57	91	PB5	I/O		PB5	I2C1_SMBA/ SPI3_MOSI	TIM3_CH2 / SPI1_MOSI
136	58	92	PB6	I/O	FT	PB6	I2C1_SCL/ TIM4_CH1 <sup>(7)</sup>	USART1_TX
137	59	93	PB7	I/O	FT	PB7	I2C1_SDA/FSMC_NADV TIM4_CH2 <sup>(7)</sup>	USART1_RX
138	60	94	воото	I		BOOT0		
139	61	95	PB8	I/O	FT	PB8	TIM4_CH3 <sup>(7)</sup>	I2C1_SCL
140	62	96	PB9	I/O	FT	PB9	TIM4_CH4 <sup>(7)</sup>	I2C1_SDA
141	-	97	PE0	I/O	FT	PE0	TIM4_ETR <sup>(7)</sup> / FSMC_NBL0	
142	-	98	PE1	I/O	FT	PE1	FSMC_NBL1	
143	63	99	V <sub>SS_3</sub>	S		$V_{SS\_3}$	_	
144	64	100	$V_{DD\_3}$	S		$V_{DD_3}$		

- 1. I = input, O = output, S = supply.
- 2. FT = 5 V tolerant.
- 3. Function availability depends on the chosen device.
- 4. If several peripherals share the same I/O pin, to avoid conflict between these alternate functions only one peripheral should be enabled at a time through the peripheral clock enable bit (in the corresponding RCC peripheral clock enable register).
- PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited: the speed should not exceed 2 MHz with a maximum load of 30 pF and these IOs must not be used as a current source (e.g. to drive an LED).
- 6. Main function after the first backup domain power-up. Later on, it depends on the contents of the Backup registers even after reset (because these registers are not reset by the main reset). For details on how to manage these IOs, refer to the Battery backup domain and BKP register description sections in the STM32F10xxx reference manual, available from the STMicroelectronics website: www.st.com.
- 7. This alternate function can be remapped by software to some other port pins (if available on the used package). For more details, refer to the Alternate function I/O and debug configuration section in the STM32F10xxx reference manual, available from the STMicroelectronics website: www.st.com.
- 8. For the LQFP64 package, the pins number 5 and 6 are configured as OSC\_IN/OSC\_OUT after reset, however the functionality of PD0 and PD1 can be remapped by software on these pins. For the LQFP100 and LQFP144 packages, PD0 and PD1 are available by default, so there is no need for remapping. For more details, refer to Alternate function I/O and debug configuration section in the STM32F10xxx reference manual
- 9. For devices delivered in LQFP64 packages, the FSMC function is not available.

Table 6. FSMC pin definition

Table 6.	FSMC pill definition							
Pins								
	CF	CF/IDE	NOR/PSRAM/ SRAM	NOR/PSRAM Mux	NAND 16 bit	BGA100 <sup>(1)</sup>		
PE2			A23	A23		Yes		
PE3			A19	A19		Yes		
PE4			A20	A20		Yes		
PE5			A21	A21		Yes		
PE6			A22	A22		Yes		
PF0	A0	A0	A0			-		
PF1	A1	A1	A1			-		
PF2	A2	A2	A2			-		
PF3	А3		А3			-		
PF4	A4		A4			-		
PF5	A5		A5			-		
PF6	NIORD	NIORD				-		
PF7	NREG	NREG				-		
PF8	NIOWR	NIOWR				-		
PF9	CD	CD				-		
PF10	INTR	INTR				-		
PF11	NIOS16	NIOS16				-		
PF12	A6		A6			-		
PF13	A7		A7			-		
PF14	A8		A8			-		
PF15	A9		A9			-		
PG0	A10		A10			-		
PG1			A11			-		
PE7	D4	D4	D4	DA4	D4	Yes		
PE8	D5	D5	D5	DA5	D5	Yes		
PE9	D6	D6	D6	DA6	D6	Yes		
PE10	D7	D7	D7	DA7	D7	Yes		
PE11	D8	D8	D8	DA8	D8	Yes		
PE12	D9	D9	D9	DA9	D9	Yes		
PE13	D10	D10	D10	DA10	D10	Yes		
PE14	D11	D11	D11	DA11	D11	Yes		
PE15	D12	D12	D12	DA12	D12	Yes		
PD8	D13	D13	D13	DA13	D13	Yes		

Table 6. FSMC pin definition (continued)


	FSMC								
Pins	CF	CF/IDE	NOR/PSRAM/ SRAM	NOR/PSRAM Mux	NAND 16 bit	LQFP100 BGA100 <sup>(1)</sup>			
PD9	D14	D14	D14	DA14	D14	Yes			
PD10	D15	D15	D15	DA15	D15	Yes			
PD11			A16	A16	CLE	Yes			
PD12			A17	A17	ALE	Yes			
PD13			A18	A18		Yes			
PD14	D0	D0	D0	DA0	D0	Yes			
PD15	D1	D1	D1	DA1	D1	Yes			
PG2			A12			-			
PG3			A13			-			
PG4			A14			-			
PG5			A15			-			
PG6					INT2	-			
PG7					INT3	-			
PD0	D2	D2	D2	DA2	D2	Yes			
PD1	D3	D3	D3	DA3	D3	Yes			
PD3			CLK	CLK		Yes			
PD4	NOE	NOE	NOE	NOE	NOE	Yes			
PD5	NWE	NWE	NWE	NWE	NWE	Yes			
PD6	NWAIT	NWAIT	NWAIT	NWAIT	NWAIT	Yes			
PD7			NE1	NE1	NCE2	Yes			
PG9			NE2	NE2	NCE3	-			
PG10	NCE4_1	NCE4_1	NE3	NE3		-			
PG11	NCE4_2	NCE4_2				-			
PG12			NE4	NE4		-			
PG13			A24	A24		-			
PG14			A25	A25		-			
PB7			NADV	NADV		Yes			
PE0			NBL0	NBL0		Yes			
PE1			NBL1	NBL1		Yes			

<sup>1.</sup> Ports F and G are not available in devices delivered in 100-pin packages.

## 4 Memory mapping

The memory map is shown in *Figure 6*.

Figure 6. Memory map



#### 5 Electrical characteristics

#### 5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 5.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$ ).

#### 5.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A$  = 25 °C,  $V_{DD}$  = 3.3 V (for the 2 V  $\leq$  V $_{DD}$   $\leq$  3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$ ).

#### 5.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

#### 5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 7*.

#### 5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 8.

Figure 7. Pin loading conditions

Figure 8. Pin input voltage


STM32F101 PIN

C=50pF

ai14123

## 5.1.6 Power supply scheme






Caution: In Figure 9, the 4.7  $\mu F$  capacitor must be connected to  $V_{DD3}$ .

#### 5.1.7 Current consumption measurement

Figure 10. Current consumption measurement scheme



### 5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 7: Voltage characteristics*, *Table 8: Current characteristics*, and *Table 9: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 7. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
V <sub>DD</sub> - V <sub>SS</sub>	External main supply voltage (including $V_{DDA}$ and $V_{DD}$ ) <sup>(1)</sup>	-0.3	4.0	
V	Input voltage on five volt tolerant pin(2)	V <sub>SS</sub> - 0.3	+5.5	V
V <sub>IN</sub>	Input voltage on any other pin <sup>(2)</sup>	V <sub>SS</sub> - 0.3	V <sub>DD</sub> +0.3	
I∆V <sub>DDx</sub> I	Variations between different V <sub>DD</sub> power pins		50	
V <sub>SSX</sub> - V <sub>SS</sub>	Variations between all the different ground pins		50	mV
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Section 5.3.12: Absolute maximum ratings (electrical sensitivity)		

All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

<sup>2.</sup> I<sub>INJ(PIN)</sub> must never be exceeded (see *Table 8: Current characteristics*). This is implicitly insured if V<sub>IN</sub> maximum is respected. If V<sub>IN</sub> maximum cannot be respected, the injection current must be limited externally to the I<sub>INJ(PIN)</sub> value. A positive injection is induced by V<sub>IN</sub>> V<sub>IN</sub>max while a negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>.

Table 8. Current characteristics

Symbol	Ratings	Max.	Unit
I <sub>VDD</sub>	Total current into V <sub>DD</sub> /V <sub>DDA</sub> power lines (source) <sup>(1)</sup>	150	
I <sub>vss</sub>	Total current out of V <sub>SS</sub> ground lines (sink) <sup>(1)</sup>	150	
	Output current sunk by any I/O and control pin	25	
lio	Output current source by any I/Os and control pin	- 25	
	Injected current on NRST pin	± 5	mA
I <sub>INJ(PIN)</sub> <sup>(2)(3)</sup>	Injected current on High-speed external OSC_IN and Low-speed external OSC_IN pins	± 5	
	Injected current on any other pin <sup>(4)</sup>	± 5	
$\Sigma I_{\text{INJ(PIN)}}^{(2)}$	Total injected current (sum of all I/O and control pins) <sup>(4)</sup>	± 25	

- All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.
- 2. I<sub>INJ(PIN)</sub> must never be exceeded. This is implicitly insured if V<sub>IN</sub> maximum is respected. If V<sub>IN</sub> maximum cannot be respected, the injection current must be limited externally to the I<sub>INJ(PIN)</sub> value. A positive injection is induced by V<sub>IN</sub>>V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>.
- 3. Negative injection disturbs the analog performance of the device. See note in Section 5.3.17: 12-bit ADC characteristics.
- 4. When several inputs are submitted to a current injection, the maximum ΣI<sub>INJ(PIN)</sub> is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with ΣI<sub>INJ(PIN)</sub> maximum current injection on four I/O port pins of the device.

Table 9. Thermal characteristics

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	?–65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	150	°C

# 5.3 Operating conditions

# 5.3.1 General operating conditions

Table 10. General operating conditions

Symbol	Parameter Conditions		Min	Max	Unit
f <sub>HCLK</sub>	Internal AHB clock frequency		0	36	
f <sub>PCLK1</sub>	Internal APB1 clock frequency		0	36	MHz
f <sub>PCLK2</sub>	Internal APB2 clock frequency		0	36	
$V_{DD}$	Standard operating voltage		2	3.6	V
V <sub>DDA</sub> <sup>(1)</sup>	Analog operating voltage (ADC not used)	Must be the same potential	2	3.6	V
V DDA'	Analog operating voltage (ADC used)	as V <sub>DD</sub> <sup>(2)</sup>	2.4	3.6	ľ
V <sub>BAT</sub>	Backup operating voltage		1.8	3.6	V
		LQFP144		666	
$P_{D}$	Power dissipation at $T_A = 85  ^{\circ}C^{(3)}$	LQFP100		434	mW
		LQFP64		444	
TA	Ambient temperature	Maximum power dissipation	-40	85	°C
IA	Ambient temperature	Low power dissipation <sup>(4)</sup>	-40	105	°C
TJ	Junction temperature range		-40	105	°C

<sup>1.</sup> When the ADC is used, refer to Table 53: ADC characteristics.

# 5.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 11* are derived from tests performed under the ambient temperature condition summarized in *Table 10*.

Table 11. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
t	V <sub>DD</sub> rise time rate		0	$\infty$	μs/V
IVDD	V <sub>DD</sub> fall time rate		20	8	μ5/ ۷

# 5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 12* are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in *Table 10*.

<sup>2.</sup> It is recommended to power  $V_{DD}$  and  $V_{DDA}$  from the same source. A maximum difference of 300 mV between  $V_{DD}$  and  $V_{DDA}$  can be tolerated during power-up and operation.

<sup>3.</sup> If  $T_A$  is lower, higher  $P_D$  values are allowed as long as  $T_J$  does not exceed  $T_J$ max (see *Table 6.2: Thermal characteristics on page 99*).

In low power dissipation state, T<sub>A</sub> can be extended to this range as long as T<sub>J</sub> does not exceed T<sub>J</sub>max (see Table 6.2: Thermal characteristics on page 99).

Table 12. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[2:0]=000 (rising edge)	2.1	2.18	2.26	V
		PLS[2:0]=000 (falling edge)	2	2.08	2.16	V
		PLS[2:0]=001 (rising edge)	2.19	2.28	2.37	V
		PLS[2:0]=001 (falling edge)	2.09	2.18	2.27	V
		PLS[2:0]=010 (rising edge)	2.28	2.38	2.48	V
		PLS[2:0]=010 (falling edge)	2.18	2.28	2.38	V
V <sub>PVD</sub>		PLS[2:0]=011 (rising edge)	2.38	2.48	2.58	V
	Programmable voltage detector level selection	PLS[2:0]=011 (falling edge)	2.28	2.38	2.48	V
		PLS[2:0]=100 (rising edge)	2.47	2.58	2.69	V
		PLS[2:0]=100 (falling edge)	2.37	2.48	2.59	٧
		PLS[2:0]=101 (rising edge)	2.57	2.68	2.79	V
		PLS[2:0]=101 (falling edge)	2.47	2.58	2.69	٧
		PLS[2:0]=110 (rising edge)	2.66	2.78	2.9	V
		PLS[2:0]=110 (falling edge)	2.56	2.68	2.8	V
		PLS[2:0]=111 (rising edge)	2.76	2.88	3	٧
		PLS[2:0]=111 (falling edge)	2.66	2.78	2.9	V
V <sub>PVDhyst</sub> <sup>(2)</sup>	PVD hysteresis			100		mV
V	Power on/power down	Falling edge	1.8 <sup>(1)</sup>	1.88	1.96	V
V <sub>POR/PDR</sub>	reset threshold	Rising edge	1.84	1.92	2.0	V
V <sub>PDRhyst</sub> <sup>(2)</sup>	PDR hysteresis			40		mV
t <sub>RSTTEMPO</sub> <sup>(2)</sup>	Reset temporization		1.5	2.5	3.5	ms

<sup>1.</sup> The product behavior is guaranteed by design down to the minimum  $\rm V_{POR/PDR}$  value.

<sup>2.</sup> Guaranteed by design, not tested in production.

# 5.3.4 Embedded reference voltage

The parameters given in *Table 13* are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in *Table 10*.

Table 13. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>REFINT</sub>	Internal reference voltage	-40 °C < T <sub>A</sub> < +85 °C	1.16	1.20	1.24	V
T <sub>S_vrefint</sub> (1)	ADC sampling time when reading the internal reference voltage			5.1	17.1 <sup>(2)</sup>	μs
V <sub>RERINT</sub> <sup>(2)</sup>	Internal reference voltage spread over the temperature range	V <sub>DD</sub> = 3 V ±10 mV			10	mV
T <sub>Coeff</sub> <sup>(2)</sup>	Temperature coefficient				100	ppm/ °C

<sup>1.</sup> Shortest sampling time can be determined in the application by multiple iterations.

# 5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 10: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code.

### **Maximum current consumption**

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V<sub>DD</sub> or V<sub>SS</sub> (no load)
- All peripherals are disabled except if it is explicitly mentioned
- The Flash access time is adjusted to f<sub>HCLK</sub> frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 36 MHz)
- Prefetch in on (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled f<sub>PCLK1</sub> = f<sub>HCLK/2</sub>, f<sub>PCLK2</sub> = f<sub>HCLK</sub>

The parameters given in *Table 14* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 10*.

<sup>2.</sup> Guaranteed by design, not tested in production.

Table 14. Maximum current consumption in Run mode, code with data processing running from Flash

Symbol	Parameter	Conditions	f <sub>HCLK</sub>	Max <sup>(1)</sup>	Unit
Symbol	Parameter	meter Conditions		T <sub>A</sub> = 85 °C	Offic
			36 MHz	39	
		External clock <sup>(2)</sup> , all peripherals enabled	24 MHz	27	
			16 MHz	20	
	Supply current		8 MHz	11	mA
I <sub>DD</sub>	in Run mode		36 MHz	22	IIIA
			24 MHz	16.5	
			16 MHz	12.5	
			8 MHz	8	

<sup>1.</sup> Based on characterization, not tested in production.

Table 15. Maximum current consumption in Run mode, code with data processing running from RAM

Symbol	Darameter	Parameter Conditions	•	Max <sup>(1)</sup>	Unit
Symbol	Farameter	Conditions	fHCLK	T <sub>A</sub> = 85 °C	5
			36 MHz	34	
		External clock (2), all	24 MHz	24	
		peripherals enabled	16 MHz	17	
	Supply current in		8 MHz	10	mA
I <sub>DD</sub>	Run mode		36 MHz	18	IIIA
		External clock <sup>(2)</sup> all	24 MHz	13	
		peripherals disabled	16 MHz	10	
			8 MHz	6	

<sup>1.</sup> Based on characterization, tested in production at  $V_{\mbox{\scriptsize DD}}$  max,  $f_{\mbox{\scriptsize HCLK}}$  max.

<sup>2.</sup> External clock is 8 MHz and PLL is on when  $f_{HCLK}$  > 8 MHz.

<sup>2.</sup> External clock is 8 MHz and PLL is on when  $f_{HCLK} > 8$  MHz.





Figure 11. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled






Table 16. Maximum current consumption in Sleep mode, code running from Flash or RAM

Symbol	Doromotor	Parameter Conditions		Max <sup>(1)</sup>	Unit
Symbol	Parameter		Conditions f <sub>HCLK</sub>		Oill
			36 MHz	24	
		External clock <sup>(2)</sup> all	24 MHz	17	
		peripherals enabled	16 MHz	12.5	
	Supply current in		8 MHz	8	mA
I <sub>DD</sub>	Sleep mode		36 MHz	6	IIIA
		External clock <sup>(2)</sup> , all	24 MHz	5	
		peripherals disabled	16 MHz	4.5	
			8 MHz	4	

- 1. Based on characterization, tested in production at  $V_{DD}$  max,  $f_{HCLK}$  max with peripherals enabled.
- 2. External clock is 8 MHz and PLL is on when  $f_{HCLK}$  > 8 MHz.

Table 17. Typical and maximum current consumptions in Stop and Standby modes

				Typ <sup>(1)</sup>		Max	
Symbol	Parameter	Conditions	V <sub>DD</sub> /V <sub>BAT</sub> = 2.0 V	V <sub>DD</sub> /V <sub>BAT</sub> = 2.4 V	V <sub>DD</sub> /V <sub>BAT</sub> = 3.3 V	T <sub>A</sub> = 85 °C	Unit
	Supply current	Regulator in Run mode, Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)		34.5	35	379	
loo	in Stop mode	Regulator in Low-power mode, Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)		24.5	25	365	
-00		Low-speed internal RC oscillator and independent watchdog ON		3	3.8	-	μΑ
	Supply current in Standby	Low-speed internal RC oscillator ON, independent watchdog OFF		2.8	3.6	-	
	mode	Low-speed internal RC oscillator and independent watchdog OFF, low-speed oscillator and RTC OFF		1.9	2.1	5 <sup>(2)</sup>	
I <sub>DD_VBAT</sub>	Backup domain supply current	Low-speed oscillator and RTC ON	1.05	1.1	1.4	2 <sup>(2)</sup>	

- 1. Typical values are measured at  $T_A$  = 25 °C.
- 2. Based on characterization, not tested in production.





Figure 13. Typical current consumption on  $V_{BAT}$  with RTC on vs. temperature at different  $V_{BAT}$  values

Figure 14. Typical current consumption in Stop mode with regulator in run mode versus temperature at different  $V_{DD}$  values








Figure 15. Typical current consumption in Stop mode with regulator in low-power mode versus temperature at different  $V_{\rm DD}$  values





### **Typical current consumption**

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V<sub>DD</sub> or V<sub>SS</sub> (no load)
- All peripherals are disabled except if it is explicitly mentioned
- The Flash access time is adjusted to f<sub>HCLK</sub> frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 36 MHz)
- Prefetch is on (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled  $f_{PCLK1} = f_{HCLK/4}$ ,  $f_{PCLK2} = f_{HCLK/2}$ ,  $f_{ADCCLK} = f_{PCLK2}/4$

The parameters given in *Table 18* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 10*.

Table 18. Typical current consumption in Run mode, code with data processing running from Flash

				Typ <sup>(1)</sup>	Typ <sup>(1)</sup>		
Symbol	Parameter	Parameter Conditions	f <sub>HCLK</sub>	All peripherals enabled <sup>(2)</sup>	All peripherals disabled	Unit	
			36 MHz	26.6	16.2		
			24 MHz	18.5	11.4		
			16 MHz	12.8	8.2		
			8 MHz	7.2	5		
		External clock <sup>(3)</sup>	4 MHz	4.2	3.1		
	Supply	ipply rrent in	2 MHz	2.7	2.1		
				1 MHz	2	1.7	
				500 kHz	1.6	1.4	
			125 kHz	1.3	1.2	mA	
I <sub>DD</sub>	Run mode		36 MHz	26	15.6	IIIA	
			24 MHz	17.9	10.8		
			16 MHz	12.2	7.6		
		internal RC	8 MHz	6.6	4.4		
		(HSI), AHB prescaler	4 MHz	3.6	2.5		
		used to	2 MHz	2.1	1.5		
		reduce the frequency	1 MHz	1.4	1.1		
			500 kHz	1	0.8		
			125 kHz	0.7	0.6		

<sup>1.</sup> Typical values are measures at  $T_A$  = 25 °C,  $V_{DD}$  = 3.3 V.

<sup>2.</sup> Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC\_CR2 register).

<sup>3.</sup> External clock is 8 MHz and PLL is on when  $f_{HCLK} > 8$  MHz.

Table 19. Typical current consumption in Sleep mode, code running from Flash or RAM

				Typ <sup>(1)</sup>	Typ <sup>(1)</sup>			
Symbol	Parameter	arameter Conditions		All peripherals enabled <sup>(2)</sup>	All peripherals disabled	Unit		
			36 MHz	15.1	3.6			
			24 MHz	10.4	2.6			
			16 MHz	7.2	2			
			8 MHz	3.9	1.3			
		External clock <sup>(3)</sup>	4 MHz	2.6	1.2			
	Supply		2 MHz	1.85	1.15			
				l	1 MHz	1.5	1.1	
				500 kHz	1.3	1.05		
			125 kHz	1.2	1.05	mA		
I <sub>DD</sub>	current in Sleep mode		36 MHz	14.5	3	IIIA		
			24 MHz	9.8	2			
		Running on High	16 MHz	6.6	1.4			
		Speed Internal	8 MHz	3.3	0.7			
		RC (HSI), AHB prescaler used to	4 MHz	2	0.6			
		reduce the	2 MHz	1.25	0.55			
		frequency	1 MHz	0.9	0.5			
			500 kHz	0.7	0.45			
			125 kHz	0.6	0.45			

<sup>1.</sup> Typical values are measures at  $T_A$  = 25 °C,  $V_{DD}$  = 3.3 V.

### On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 20*. The MCU is placed under the following conditions:

- $\bullet \quad$  all I/O pins are in input mode with a static value at  $\rm V_{DD}$  or  $\rm V_{SS}$  (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on
- ambient operating temperature and V<sub>DD</sub> supply voltage conditions summarized in Table 7.

<sup>2.</sup> Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC\_CR2 register).

<sup>3.</sup> External clock is 8 MHz and PLL is on when  $f_{HCLK} > 8$  MHz.

Table 20. Peripheral current consumption

Peripheral		Typical consumption at 25 °C <sup>(1)</sup>	Unit
	TIM2	0.6	
	TIM3	0.6	
	TIM4	0.6	
	TIM5	0.6	
	TIM6	0.2	
	TIM7	0.2	
	SPI2	0.15	
APB1	SPI3	0.15	
	USART2	0.25	
	USART3	0.25	
	UART4	0.3	
	UART5	0.3	
	I2C1	0.22	mA
	I2C2	0.22	
	DAC	0.72	
	GPIOA	0.3	
	GPIOB	0.4	
	GPIOC	0.4	
	GPIOD	0.3	
ADDO	GPIOE	0.5	
APB2	GPIOF	0.4	
	GPIOG	0.5	
	ADC <sup>(2)</sup>	1.4	
	SPI1	0.3	
	USART1	0.6	

<sup>1.</sup>  $f_{HCLK} = 36$  MHz,  $f_{APB1} = f_{HCLK/2}$ ,  $f_{APB2} = f_{HCLK}$ , default prescaler value for each peripheral.

# 5.3.6 External clock source characteristics

# High-speed external user clock generated from an external source

The characteristics given in *Table 21* result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 10*.

<sup>2.</sup> Specific conditions for ADC:  $f_{HCLK} = 28$  MHz,  $f_{APB1} = f_{HCLK/2}$ ,  $f_{APB2} = f_{HCLK}$ ,  $f_{ADCCLK} = f_{APB2}/2$ , ADON bit in the ADC\_CR2 register is set to 1.

**Symbol Parameter Conditions** Min Тур Max Unit User external clock source 1 25 MHz 8 f<sub>HSE\_ext</sub> frequency<sup>(1)</sup> OSC\_IN input pin high level  $V_{\text{HSEH}}$  $0.7V_{DD}$  $V_{DD}$ voltage ٧ OSC\_IN input pin low level  $V_{\mathsf{HSEL}}$  $0.3V_{DD}$  $V_{SS}$ voltage t<sub>w(HSE)</sub> OSC\_IN high or low time<sup>(1)</sup> 16 t<sub>w(HSE)</sub> ns t<sub>r(HSE)</sub> OSC\_IN rise or fall time<sup>(1)</sup> 20 t<sub>f(HSE)</sub> OSC\_IN input capacitance<sup>(1)</sup> рF 5 C<sub>in(HSE)</sub>  $DuCy_{(HSE)}$ Duty cycle 45 55 % OSC\_IN Input leakage current  $V_{SS}\!\leq\,\,V_{IN}\!\leq\,\,V_{DD}$ ±1 μΑ  $I_{L}$ 

Table 21. High-speed external user clock characteristics

### Low-speed external user clock generated from an external source

The characteristics given in *Table 22* result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 10*.

Table 22. Low-speed user external clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSE_ext</sub>	User external clock source frequency <sup>(1)</sup>			32.768	1000	kHz
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage		0.7V <sub>DD</sub>		$V_{DD}$	V
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage		$V_{SS}$		0.3V <sub>DD</sub>	V
t <sub>w(LSE)</sub>	OSC32_IN high or low time <sup>(1)</sup>		450			ns
$\begin{array}{c} t_{r(\text{LSE})} \\ t_{f(\text{LSE})} \end{array}$	OSC32_IN rise or fall time <sup>(1)</sup>				50	113
C <sub>in(LSE)</sub>	OSC32_IN input capacitance <sup>(1)</sup>			5		pF
DuCy <sub>(LSE)</sub>	Duty cycle		30		70	%
ΙL	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			±1	μΑ

<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>1.</sup> Guaranteed by design, not tested in production





Figure 17. High-speed external clock source AC timing diagram





### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 23*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 23	HSE 4-16 MHz oscillator characteristics <sup>(1)(2)</sup>
Table 23.	HOE 4-10 MINZ OSCIIIALUI CHALACIEHSLICS ^ /

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>OSC_IN</sub>	Oscillator frequency		4	8	16	MHz
R <sub>F</sub>	Feedback resistor			200		kΩ
С	Recommended load capacitance versus equivalent serial resistance of the crystal (R <sub>S</sub> ) <sup>(3)</sup>	$R_S = 30 \Omega$		30		pF
i <sub>2</sub>	HSE driving current	$V_{DD} = 3.3 \text{ V}$ $V_{IN} = V_{SS} \text{ with 30 pF}$ load			1	mA
9 <sub>m</sub>	Oscillator transconductance	Startup	25			mA/V
t <sub>SU(HSE)</sub> <sup>(4)</sup>	Startup time	V <sub>DD</sub> is stabilized		2		ms

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Based on characterization results, not tested in production.
- The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.
- 4. t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 19*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 19. Typical application with an 8 MHz crystal

1. R<sub>EXT</sub> value depends on the crystal characteristics.

### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 24*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 24. LSE oscillator characteristics  $(f_{LSE} = 32.768 \text{ kHz})^{(1)}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>F</sub>	Feedback resistor			5		МΩ
C <sup>(2)</sup>	Recommended load capacitance versus equivalent serial resistance of the crystal (R <sub>S</sub> ) <sup>(3)</sup>	R <sub>S</sub> = 30 KΩ			15	pF
l <sub>2</sub>	LSE driving current	$V_{DD} = 3.3 \text{ V}$ $V_{IN} = V_{SS}$			1.4	μΑ
9 <sub>m</sub>	Oscillator transconductance		5			μA/V
t <sub>SU(LSE)</sub> <sup>(4)</sup>	Startup time	$V_{\mathrm{DD}}$ is stabilized		3		s

- 1. Based on characterization, not tested in production.
- 2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
- The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R<sub>S</sub> value for example MSIV-TIN32.768 kHz. Refer to crystal manufacturer for more details
- t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

Note:

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator.  $C_{L1}$  and  $C_{L2}$ , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ .


Load capacitance  $C_L$  has the following formula:  $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$  where  $C_{stray}$  is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

#### Caution:

To avoid exceeding the maximum value of  $C_{L1}$  and  $C_{L2}$  (15 pF) it is strongly recommended to use a resonator with a load capacitance  $C_L \le 7$  pF. Never use a resonator with a load capacitance of 12.5 pF.

**Example:** if you choose a resonator with a load capacitance of  $C_L = 6$  pF, and  $C_{stray} = 2$  pF, then  $C_{L,1} = C_{L,2} = 8$  pF.

Figure 20. Typical application with a 32.768 kHz crystal



### 5.3.7 Internal clock source characteristics

The parameters given in *Table 25* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 10*.

# High-speed internal (HSI) RC oscillator

Table 25. HSI oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
f <sub>HSI</sub>	Frequency				8		MHz
100		User-trimmed register <sup>(2)</sup>	d with the RCC_CR			1 <sup>(3)</sup>	%
	Accuracy of the HSI oscillator	Factory- calibrated <sup>(4)</sup>	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	-2		2.5	%
ACC <sub>HSI</sub>			T <sub>A</sub> = -10 to 85 °C	-1.5		2.2	%
			T <sub>A</sub> = 0 to 70 °C	-1.3		2	%
			T <sub>A</sub> = 25 °C	-1.1		1.8	%
t <sub>su(HSI)</sub> <sup>(4)</sup>	HSI oscillator startup time			1		2	μs
I <sub>DD(HSI)</sub> <sup>(4)</sup>	HSI oscillator power consumption				80	100	μΑ

<sup>1.</sup>  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = -40 \text{ to } 85 \,^{\circ}\text{C}$  unless otherwise specified.

4. Based on characterization, not tested in production.

<sup>2.</sup> Refer to application note AN2868 "STM32F10xxx internal RC oscillator (HSI) calibration" available from the ST website www.st.com.

<sup>3.</sup> Guaranteed by design, not tested in production.

# Low-speed internal (LSI) RC oscillator

Table 26. LSI oscillator characteristics (1)

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>LSI</sub> <sup>(2)</sup>	Frequency	30	40	60	kHz
t <sub>su(LSI)</sub> <sup>(3)</sup>	LSI oscillator startup time			85	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption		0.65	1.2	μΑ

- 1.  $V_{DD} = 3 \text{ V}$ ,  $T_A = -40 \text{ to } 85 \,^{\circ}\text{C}$  unless otherwise specified.
- 2. Based on characterization, not tested in production.
- 3. Guaranteed by design, not tested in production.

### Wakeup time from low-power mode

The wakeup times given in *Table 27* are measured on a wakeup phase with an 8-MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or Standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering Sleep mode.

All timings are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 10*.

Table 27. Low-power mode wakeup timings

Symbol	Parameter		Unit
t <sub>WUSLEEP</sub> (1)	Wakeup from Sleep mode	1.8	μs
+ (1)	Wakeup from Stop mode (regulator in run mode)	3.6	110
t <sub>wustop</sub> (1)	Wakeup from Stop mode (regulator in low-power mode)	5.4	μs
t <sub>WUSTDBY</sub> (1)	Wakeup from Standby mode	50	μs

The wakeup times are measured from the wakeup event to the point at which the user application code reads the first instruction.

### 5.3.8 PLL characteristics

The parameters given in *Table 28* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 10*.

Table 28. PLL characteristics

Symbol	Dovomator		Unit		
	Parameter	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
	PLL input clock <sup>(2)</sup>	1	8.0	25	MHz
f <sub>PLL_IN</sub>	PLL input clock duty cycle	40		60	%
f <sub>PLL_OUT</sub>	PLL multiplier output clock	16		36	MHz
t <sub>LOCK</sub>	PLL lock time			200	μs
Jitter	Cycle-to-cycle jitter			300	ps

<sup>1.</sup> Based on characterization, not tested in production.

# 5.3.9 Memory characteristics

### Flash memory

The characteristics are given at  $T_A = -40$  to 85 °C unless otherwise specified.

Table 29. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
t <sub>prog</sub>	16-bit programming time	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	40	52.5	70	μs
t <sub>ERASE</sub>	Page (2 KB) erase time	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	20		40	ms
t <sub>ME</sub>	Mass erase time	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	20		40	ms
I <sub>DD</sub>	Supply current	Read mode f <sub>HCLK</sub> = 36 MHz with 1 wait state, V <sub>DD</sub> = 3.3 V			28	mA
		Write mode f <sub>HCLK</sub> = 36 MHz, V <sub>DD</sub> = 3.3 V			7	mA
		Erase mode f <sub>HCLK</sub> = 36 MHz, V <sub>DD</sub> = 3.3 V			5	mA
		Power-down mode / Halt, V <sub>DD</sub> = 3.0 to 3.6 V			50	μΑ
V <sub>prog</sub>	Programming voltage		2		3.6	V

<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup> Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by  $f_{PLL\_OUT}$ .

Symbol	Parameter	Conditions		Unit		
			Min <sup>(1)</sup>	Тур	Max	Unit
N <sub>END</sub>	Endurance	$T_A = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C}$	10			kcycles
	tpr Data retention	T <sub>A</sub> = 85 °C, 1 kcycle <sup>(2)</sup>	30			Years
RET Da		$T_A = 55$ °C, 10 kcycle <sup>(2)</sup>	20			

Table 30. Flash memory endurance and data retention

#### 5.3.10 **FSMC** characteristics

# Asynchronous waveforms and timings

Figure 21 through Figure 24 represent asynchronous waveforms and Table 31 through Table 34 provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- AddressSetupTime = 0
- AddressHoldTime = 1
- DataSetupTime = 1

 $t_{w(NE)}$ FSMC\_NE t<sub>w(NOE)</sub> th(NE\_NOE) - t<sub>v(NOE\_NE)</sub> FSMC\_NOE FSMC\_NWE  $t_{v(A\_NE)}$ t<sub>h(A\_NOE)</sub>-FSMC\_A[25:0] Address t<sub>v(BL\_NE)</sub>  $t_{\,h(BL\_NOE)}$ FSMC\_NBL[1:0] ← t<sub>h(Data\_NE)</sub> t<sub>su(Data\_NOE)</sub> ·th(Data\_NOE) t<sub>su(Data\_NE)</sub> Data FSMC\_D[15:0] t<sub>w(NADV)</sub> - $FSMC\_NADV^{(1)}$ ai14991B

Figure 21. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms

1. Mode 2/B, C and D only. In Mode 1, FSMC\_NADV is not used.

<sup>1.</sup> Based on characterization, not tested in production.


<sup>2.</sup> Cycling performed over the whole temperature range.

Table 31. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings<sup>(1)</sup> (2)

Tubic o I.	Adynomical and manapiezed official official for the same of the sa				
Symbol	Parameter	Min	Max	Unit	
t <sub>w(NE)</sub>	FSMC_NE low time	5T <sub>HCLK</sub> - 1.5	5T <sub>HCLK</sub> + 2	ns	
t <sub>v(NOE_NE)</sub>	FSMC_NEx low to FSMC_NOE low	0.5	1.5	ns	
t <sub>w(NOE)</sub>	FSMC_NOE low time	5T <sub>HCLK</sub> - 1.5	5T <sub>HCLK</sub> + 1.5	ns	
t <sub>h(NE_NOE)</sub>	FSMC_NOE high to FSMC_NE high hold time	-1.5		ns	
t <sub>v(A_NE)</sub>	FSMC_NEx low to FSMC_A valid		7	ns	
t <sub>h(A_NOE)</sub>	Address hold time after FSMC_NOE high	0.1		ns	
t <sub>v(BL_NE)</sub>	FSMC_NEx low to FSMC_BL valid		0	ns	
t <sub>h(BL_NOE)</sub>	FSMC_BL hold time after FSMC_NOE high	0		ns	
t <sub>su(Data_NE)</sub>	Data to FSMC_NEx high setup time	2T <sub>HCLK</sub> + 25		ns	
t <sub>su(Data_NOE)</sub>	Data to FSMC_NOEx high setup time	2T <sub>HCLK</sub> + 25		ns	
t <sub>h(Data_NOE)</sub>	Data hold time after FSMC_NOE high	0		ns	
t <sub>h(Data_NE)</sub>	Data hold time after FSMC_NEx high	0		ns	
t <sub>v(NADV_NE)</sub>	FSMC_NEx low to FSMC_NADV low		5	ns	
t <sub>w(NADV)</sub>	FSMC_NADV low time		T <sub>HCLK</sub> + 1.5	ns	

<sup>1.</sup>  $C_L = 15 pF$ .

Figure 22. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms



1. Mode 2/B, C and D only. In Mode 1, FSMC\_NADV is not used.


<sup>2.</sup> Based on characterization, not tested in production.

Table 32.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings <sup>(1)(2)</sup>
Iabic JZ.	ASYLICITIONOUS HORI-INUILIPIEKEU SITAWIT SITAWITOTT WITLE UITIININS

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FSMC_NE low time	3T <sub>HCLK</sub> – 1	3T <sub>HCLK</sub> + 2	ns
t <sub>v(NWE_NE)</sub>	FSMC_NEx low to FSMC_NWE low	T <sub>HCLK</sub> - 0.5	T <sub>HCLK</sub> + 1.5	ns
t <sub>w(NWE)</sub>	FSMC_NWE low time	T <sub>HCLK</sub> - 0.5	T <sub>HCLK</sub> + 1.5	ns
t <sub>h(NE_NWE)</sub>	FSMC_NWE high to FSMC_NE high hold time	T <sub>HCLK</sub>		ns
t <sub>v(A_NE)</sub>	FSMC_NEx low to FSMC_A valid		7.5	ns
t <sub>h(A_NWE)</sub>	Address hold time after FSMC_NWE high	T <sub>HCLK</sub>		ns
t <sub>v(BL_NE)</sub>	FSMC_NEx low to FSMC_BL valid		1.5	ns
t <sub>h(BL_NWE)</sub>	FSMC_BL hold time after FSMC_NWE high	T <sub>HCLK</sub> - 0.5		ns
t <sub>v(Data_NE)</sub>	FSMC_NEx low to Data valid		T <sub>HCLK</sub> + 7	ns
t <sub>h(Data_NWE)</sub>	Data hold time after FSMC_NWE high	T <sub>HCLK</sub>		ns
t <sub>v(NADV_NE)</sub>	FSMC_NEx low to FSMC_NADV low		5.5	ns
t <sub>w(NADV)</sub>	FSMC_NADV low time		T <sub>HCLK</sub> + 1.5	ns

<sup>1.</sup>  $C_L = 15 pF$ .

Figure 23. Asynchronous multiplexed NOR/PSRAM read waveforms



<sup>2.</sup> Based on characterization, not tested in production.

Table 33. Asynchronous multiplexed NOR/PSRAM read timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FSMC_NE low time	7T <sub>HCLK</sub> – 2	7T <sub>HCLK</sub> + 2	ns
t <sub>v(NOE_NE)</sub>	FSMC_NEx low to FSMC_NOE low	3T <sub>HCLK</sub> - 0.5	3T <sub>HCLK</sub> + 1.5	ns
t <sub>w(NOE)</sub>	FSMC_NOE low time	4T <sub>HCLK</sub> – 1	4T <sub>HCLK</sub> + 2	ns
t <sub>h(NE_NOE)</sub>	FSMC_NOE high to FSMC_NE high hold time	-1		ns
t <sub>v(A_NE)</sub>	FSMC_NEx low to FSMC_A valid		0	ns
t <sub>v(NADV_NE)</sub>	FSMC_NEx low to FSMC_NADV low	3	5	ns
t <sub>w(NADV)</sub>	FSMC_NADV low time	T <sub>HCLK</sub> -1.5	T <sub>HCLK</sub> + 1.5	ns
t <sub>h(AD_NADV)</sub>	FSMC_AD (address) valid hold time after FSMC_NADV high	T <sub>HCLK</sub>		ns
t <sub>h(A_NOE)</sub>	Address hold time after FSMC_NOE high	T <sub>HCLK</sub>		ns
t <sub>h(BL_NOE)</sub>	FSMC_BL hold time after FSMC_NOE high	0		ns
t <sub>v(BL_NE)</sub>	FSMC_NEx low to FSMC_BL valid		0	ns
t <sub>su(Data_NE)</sub>	Data to FSMC_NEx high setup time	2T <sub>HCLK</sub> + 24		ns
t <sub>su(Data_NOE)</sub>	Data to FSMC_NOE high setup time	2T <sub>HCLK</sub> + 25		ns
t <sub>h(Data_NE)</sub>	Data hold time after FSMC_NEx high	0		ns
t <sub>h(Data_NOE)</sub>	Data hold time after FSMC_NOE high	0		ns

<sup>1.</sup>  $C_L = 15 pF$ .

<sup>2.</sup> Based on characterization, not tested in production.




Figure 24. Asynchronous multiplexed NOR/PSRAM write waveforms

Table 34. Asynchronous multiplexed NOR/PSRAM write timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FSMC_NE low time	5T <sub>HCLK</sub> – 1	5T <sub>HCLK</sub> + 2	ns
t <sub>v(NWE_NE)</sub>	FSMC_NEx low to FSMC_NWE low	2T <sub>HCLK</sub>	2T <sub>HCLK</sub> + 1	ns
t <sub>w(NWE)</sub>	FSMC_NWE low time	2T <sub>HCLK</sub> – 1	2T <sub>HCLK</sub> + 2	ns
t <sub>h(NE_NWE)</sub>	FSMC_NWE high to FSMC_NE high hold time	T <sub>HCLK</sub> – 1		ns
t <sub>v(A_NE)</sub>	FSMC_NEx low to FSMC_A valid		7	ns
t <sub>v(NADV_NE)</sub>	FSMC_NEx low to FSMC_NADV low	3	5	ns
t <sub>w(NADV)</sub>	FSMC_NADV low time	T <sub>HCLK</sub> – 1	T <sub>HCLK</sub> + 1	ns
t <sub>h(AD_NADV)</sub>	FSMC_AD (address) valid hold time after FSMC_NADV high	T <sub>HCLK</sub> – 3		ns
t <sub>h(A_NWE)</sub>	Address hold time after FSMC_NWE high	4T <sub>HCLK</sub>		ns
t <sub>v(BL_NE)</sub>	FSMC_NEx low to FSMC_BL valid		1.6	ns
t <sub>h(BL_NWE)</sub>	FSMC_BL hold time after FSMC_NWE high	T <sub>HCLK</sub> - 1.5		ns
t <sub>v(Data_NADV)</sub>	FSMC_NADV high to Data valid		T <sub>HCLK</sub> + 1.5	ns
t <sub>h(Data_NWE)</sub>	Data hold time after FSMC_NWE high	T <sub>HCLK</sub> – 5		ns

<sup>1.</sup>  $C_L = 15 pF$ .

<sup>2.</sup> Based on characterization, not tested in production.

### Synchronous waveforms and timings

Figure 25 through Figure 28 represent synchronous waveforms and Table 36 through Table 38 provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- BurstAccessMode = FSMC\_BurstAccessMode\_Enable;
- MemoryType = FSMC\_MemoryType\_CRAM;
- WriteBurst = FSMC WriteBurst Enable;
- CLKDivision = 1; (0 is not supported, see the STM32F10xxx reference manual)
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM




Figure 25. Synchronous multiplexed NOR/PSRAM read timings




Table 35. Synchronous multiplexed NOR/PSRAM read timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	27.7		ns
t <sub>d(CLKL-NExL)</sub>	FSMC_CLK low to FSMC_NEx low (x = 02)		1.5	ns
t <sub>d(CLKH-NExH)</sub>	FSMC_CLK high to FSMC_NEx high (x = 02)	T <sub>HCLK</sub> + 2		ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low		4	ns
t <sub>d(CLKL-NADVH)</sub>	FSMC_CLK low to FSMC_NADV high	5		ns
t <sub>d(CLKL-AV)</sub>	FSMC_CLK low to FSMC_Ax valid (x = 1625)		0	ns
t <sub>d(CLKH-AIV)</sub>	FSMC_CLK high to FSMC_Ax invalid (x = 1625)	T <sub>HCLK</sub> + 2		ns
t <sub>d(CLKL-NOEL)</sub>	FSMC_CLK low to FSMC_NOE low		T <sub>HCLK</sub> +1	ns
t <sub>d(CLKH-NOEH)</sub>	FSMC_CLK high to FSMC_NOE high	T <sub>HCLK</sub> + 0.5		ns
t <sub>d(CLKL-ADV)</sub>	FSMC_CLK low to FSMC_AD[15:0] valid		12	ns
t <sub>d(CLKL-ADIV)</sub>	FSMC_CLK low to FSMC_AD[15:0] invalid	0		ns
t <sub>su(ADV-CLKH)</sub>	FSMC_A/D[15:0] valid data before FSMC_CLK high	6		ns
t <sub>h(CLKH-ADV)</sub>	FSMC_A/D[15:0] valid data after FSMC_CLK high	T <sub>HCLK</sub> – 10		ns
t <sub>su(NWAITV-CLKH)</sub>	FSMC_NWAIT valid before FSMC_CLK high	8		ns
t <sub>h(CLKH-NWAITV)</sub>	FSMC_NWAIT valid after FSMC_CLK high	2		ns

<sup>1.</sup>  $C_L = 15 pF$ .

<sup>2.</sup> Based on characterization, not tested in production.




Figure 26. Synchronous multiplexed PSRAM write timings

Table 36. Synchronous multiplexed PSRAM write timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	27.7		ns
t <sub>d(CLKL-NExL)</sub>	FSMC_CLK low to FSMC_Nex low (x = 02)		2	ns
t <sub>d(CLKH-NExH)</sub>	FSMC_CLK high to FSMC_NEx high (x = 02)	T <sub>HCLK</sub> + 2		ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low		4	ns
t <sub>d(CLKL-NADVH)</sub>	FSMC_CLK low to FSMC_NADV high	5		ns
t <sub>d(CLKL-AV)</sub>	FSMC_CLK low to FSMC_Ax valid (x = 1625)		0	ns
t <sub>d(CLKH-AIV)</sub>	FSMC_CLK high to FSMC_Ax invalid (x = 1625)	T <sub>CK</sub> + 2		ns
t <sub>d(CLKL-NWEL)</sub>	FSMC_CLK low to FSMC_NWE low		1	ns
t <sub>d(CLKH-NWEH)</sub>	FSMC_CLK high to FSMC_NWE high	T <sub>HCLK</sub> +1		ns
t <sub>d(CLKL-ADV)</sub>	FSMC_CLK low to FSMC_AD[15:0] valid		12	ns
t <sub>d(CLKL-ADIV)</sub>	FSMC_CLK low to FSMC_AD[15:0] invalid	3		ns
t <sub>d(CLKL-Data)</sub>	FSMC_A/D[15:0] valid after FSMC_CLK low		6	ns
t <sub>su(NWAITV-CLKH)</sub>	FSMC_NWAIT valid before FSMC_CLK high	7		ns
t <sub>h(CLKH-NWAITV)</sub>	FSMC_NWAIT valid after FSMC_CLK high	2		ns
t <sub>d(CLKL-NBLH)</sub>	FSMC_CLK low to FSMC_NBL high	1		ns

<sup>1.</sup>  $C_L = 15 pF$ .

<sup>2.</sup> Based on characterization, not tested in production.




Figure 27. Synchronous non-multiplexed NOR/PSRAM read timings

Table 37. Synchronous non-multiplexed NOR/PSRAM read timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	27.7		ns
t <sub>d(CLKL-NExL)</sub>	FSMC_CLK low to FSMC_NEx low (x = 02)		1.5	ns
t <sub>d(CLKH-NExH)</sub>	FSMC_CLK high to FSMC_NEx high (x = 02)	T <sub>HCLK</sub> + 2		ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low		4	ns
t <sub>d(CLKL-NADVH)</sub>	FSMC_CLK low to FSMC_NADV high	5		ns
t <sub>d(CLKL-AV)</sub>	FSMC_CLK low to FSMC_Ax valid (x = 025)		0	ns
t <sub>d(CLKH-AIV)</sub>	FSMC_CLK high to FSMC_Ax invalid (x = 025)	T <sub>HCLK</sub> + 4		ns
t <sub>d(CLKL-NOEL)</sub>	FSMC_CLK low to FSMC_NOE low		T <sub>HCLK</sub> + 1.5	ns
t <sub>d(CLKH-NOEH)</sub>	FSMC_CLK high to FSMC_NOE high	T <sub>HCLK</sub> + 1.5		ns
t <sub>su(DV-CLKH)</sub>	FSMC_D[15:0] valid data before FSMC_CLK high	6.5		ns
t <sub>h(CLKH-DV)</sub>	FSMC_D[15:0] valid data after FSMC_CLK high	7		ns
t <sub>su(NWAITV-CLKH)</sub>	FSMC_NWAIT valid before FSMC_SMCLK high	7		ns
t <sub>h(CLKH-NWAITV)</sub>	FSMC_NWAIT valid after FSMC_CLK high	2		ns

<sup>1.</sup>  $C_L = 15 pF$ .

5/

<sup>2.</sup> Based on characterization, not tested in production.




Figure 28. Synchronous non-multiplexed PSRAM write timings

Table 38. Synchronous non-multiplexed PSRAM write timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	27.7		ns
t <sub>d(CLKL-NExL)</sub>	FSMC_CLK low to FSMC_NEx low (x = 02)		2	ns
t <sub>d(CLKH-NExH)</sub>	FSMC_CLK high to FSMC_NEx high (x = 02)	T <sub>HCLK</sub> + 2		ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low		4	ns
t <sub>d(CLKL-NADVH)</sub>	FSMC_CLK low to FSMC_NADV high	5		ns
t <sub>d(CLKL-AV)</sub>	FSMC_CLK low to FSMC_Ax valid (x = 1625)		0	ns
t <sub>d(CLKH-AIV)</sub>	FSMC_CLK high to FSMC_Ax invalid (x = 1625)	T <sub>CK</sub> + 2		ns
t <sub>d(CLKL-NWEL)</sub>	FSMC_CLK low to FSMC_NWE low		1	ns
t <sub>d(CLKH-NWEH)</sub>	FSMC_CLK high to FSMC_NWE high	T <sub>HCLK</sub> + 1		ns
t <sub>d(CLKL-Data)</sub>	FSMC_D[15:0] valid data after FSMC_CLK low		6	ns
t <sub>su(NWAITV-CLKH)</sub>	FSMC_NWAIT valid before FSMC_CLK high	7		ns
t <sub>h(CLKH-NWAITV)</sub>	FSMC_NWAIT valid after FSMC_CLK high	2		ns
t <sub>d(CLKL-NBLH)</sub>	FSMC_CLK low to FSMC_NBL high	1		ns

<sup>1.</sup>  $C_L = 15 pF$ .


<sup>2.</sup> Based on characterization, not tested in production.

### PC Card/CompactFlash controller waveforms and timings

*Figure 29* through *Figure 34* represent synchronous waveforms and *Table 39* provides the corresponding timings. The results shown in this table are obtained with the following FSMC configuration:

- COM.FSMC\_SetupTime = 0x04;
- COM.FSMC\_WaitSetupTime = 0x07;
- COM.FSMC HoldSetupTime = 0x04;
- COM.FSMC\_HiZSetupTime = 0x00;
- ATT.FSMC SetupTime = 0x04;
- ATT.FSMC WaitSetupTime = 0x07;
- ATT.FSMC\_HoldSetupTime = 0x04;
- ATT.FSMC HiZSetupTime = 0x00;
- IO.FSMC SetupTime = 0x04;
- IO.FSMC\_WaitSetupTime = 0x07;
- IO.FSMC\_HoldSetupTime = 0x04;
- IO.FSMC\_HiZSetupTime = 0x00;
- TCLRSetupTime = 0;
- TARSetupTime = 0;

Figure 29. PC Card/CompactFlash controller waveforms for common memory read access



1. FSMC\_NCE4\_2 remains high (inactive during 8-bit access.




Figure 30. PC Card/CompactFlash controller waveforms for common memory write access




Figure 31. PC Card/CompactFlash controller waveforms for attribute memory read access

1. Only data bits 0...7 are read (bits 8...15 are disregarded).





Figure 32. PC Card/CompactFlash controller waveforms for attribute memory write access

1. Only data bits 0...7 are driven (bits 8...15 remains HiZ).






Figure 34. PC Card/CompactFlash controller waveforms for I/O space write access

Table 39. Switching characteristics for PC Card/CF read and write cycles<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>v</sub> (NCEx-A) t <sub>v</sub> (NCE4_1-A)	FSMC_NCEx low (x = $4_1/4_2$ ) to FSMC_Ay valid (y = 010) FSMC_NCE4_1 low (x = $4_1/4_2$ ) to FSMC_Ay valid (y = 010)		0	ns
th(NCEx-AI)	FSMC_NCEx high (x = $4_1/4_2$ ) to FSMC_Ax invalid (x = 010) FSMC_NCE4_1 high (x = $4_1/4_2$ ) to FSMC_Ax invalid (x = 010)	2.5		ns
t <sub>d(NREG-NCEx)</sub> t <sub>d(NREG-NCE4_1)</sub>	FSMC_NCEx low to FSMC_NREG valid FSMC_NCE4_1 low to FSMC_NREG valid		5	ns
t <sub>h(NCEx-NREG)</sub> t <sub>h(NCE4_1-NREG)</sub>	FSMC_NCEx high to FSMC_NREG invalid FSMC_NCE4_1 high to FSMC_NREG invalid	T <sub>HCLK</sub> + 3		ns
t <sub>d(NCE4_1-NOE)</sub>	FSMC_NCE4_1 low to FSMC_NOE low		5T <sub>HCLK</sub> + 2	ns
t <sub>w(NOE)</sub>	FSMC_NOE low width	8T <sub>HCLK</sub> -1.5	8T <sub>HCLK</sub> + 1	ns
t <sub>d(NOE-NCE4_1</sub>	FSMC_NOE high to FSMC_NCE4_1 high	5T <sub>HCLK</sub> + 2		ns
t <sub>su(D-NOE)</sub>	FSMC_D[15:0] valid data before FSMC_NOE high	25		ns
t <sub>h(NOE-D)</sub>	FSMC_D[15:0] valid data after FSMC_NOE high	15		ns
t <sub>w(NWE)</sub>	FSMC_NWE low width	8T <sub>HCLK</sub> – 1	8T <sub>HCLK</sub> + 2	ns
t <sub>d(NWE-NCE4_1)</sub>	FSMC_NWE high to FSMC_NCE4_1 high	5T <sub>HCLK</sub> + 2		ns
t <sub>d(NCE4_1-NWE)</sub>	FSMC_NCE4_1 low to FSMC_NWE low		5T <sub>HCLK</sub> + 1.5	ns
t <sub>v(NWE-D)</sub>	FSMC_NWE low to FSMC_D[15:0] valid		0	ns
t <sub>h(NWE-D)</sub>	FSMC_NWE high to FSMC_D[15:0] invalid	11T <sub>HCLK</sub>		ns

Table 39. Switching characteristics for PC Card/CF read and write cycles<sup>(1)(2)</sup> (continued)

Symbol	Parameter	Min	Max	Unit
t <sub>d(D-NWE)</sub>	FSMC_D[15:0] valid before FSMC_NWE high	13T <sub>HCLK</sub>		ns
t <sub>w(NIOWR)</sub>	FSMC_NIOWR low width	8T <sub>HCLK</sub> + 3		ns
t <sub>v(NIOWR-D)</sub>	FSMC_NIOWR low to FSMC_D[15:0] valid		5T <sub>HCLK</sub> +1	ns
t <sub>h(NIOWR-D)</sub>	FSMC_NIOWR high to FSMC_D[15:0] invalid	11T <sub>HCLK</sub>		ns
t <sub>d(NCE4_1-NIOWR)</sub>	FSMC_NCE4_1 low to FSMC_NIOWR valid		5T <sub>HCLK</sub> +3ns	ns
$\begin{bmatrix} t_{h(NCEx\text{-NIOWR})} \\ t_{h(NCE4\_1\text{-NIOWR})} \end{bmatrix}$	FSMC_NCEx high to FSMC_NIOWR invalid FSMC_NCE4_1 high to FSMC_NIOWR invalid	5T <sub>HCLK</sub> – 5		ns
$\begin{bmatrix} t_{d(NIORD\text{-}NCEx)} \\ t_{d(NIORD\text{-}NCE4\_1)} \end{bmatrix}$	FSMC_NCEx low to FSMC_NIORD valid FSMC_NCE4_1 low to FSMC_NIORD valid		5T <sub>HCLK</sub> + 2.5	ns
t <sub>h(NCEx-NIORD)</sub> t <sub>h(NCE4_1-NIORD)</sub>	FSMC_NCEx high to FSMC_NIORD invalid FSMC_NCE4_1 high to FSMC_NIORD invalid	5T <sub>HCLK</sub> – 5		ns
t <sub>su(D-NIORD)</sub>	FSMC_D[15:0] valid before FSMC_NIORD high	4.5		ns
t <sub>d(NIORD-D)</sub>	FSMC_D[15:0] valid after FSMC_NIORD high	9		ns
t <sub>w(NIORD)</sub>	FSMC_NIORD low width	8T <sub>HCLK</sub> + 2		ns

<sup>1.</sup>  $C_L = 15 pF$ .

### NAND controller waveforms and timings

*Figure 35* through *Figure 38* represent synchronous waveforms and *Table 40* provides the corresponding timings. The results shown in this table are obtained with the following FSMC configuration:

- COM.FSMC\_SetupTime = 0x01;
- COM.FSMC\_WaitSetupTime = 0x03;
- COM.FSMC\_HoldSetupTime = 0x02;
- COM.FSMC\_HiZSetupTime = 0x01;
- ATT.FSMC\_SetupTime = 0x01;
- ATT.FSMC\_WaitSetupTime = 0x03;
- ATT.FSMC\_HoldSetupTime = 0x02;
- ATT.FSMC\_HiZSetupTime = 0x01;
- Bank = FSMC\_Bank\_NAND;
- MemoryDataWidth = FSMC MemoryDataWidth 16b;
- ECC = FSMC\_ECC\_Enable;
- ECCPageSize = FSMC ECCPageSize 512Bytes;
- TCLRSetupTime = 0;
- TARSetupTime = 0;

<sup>2.</sup> Based on characterization, not tested in production.

FSMC\_NCEX Low

ALE (FSMC\_A17)
CLE (FSMC\_A16)

FSMC\_NWE

FSMC\_NOE (NRE)

Tsmc\_NOE (NRE)


Tsmc\_NOE (NRE)

Tsmc\_D[15:0]

ai14901b

Figure 35. NAND controller waveforms for read access

Figure 36. NAND controller waveforms for write access



FSMC\_NCEX Low

ALE (FSMC\_A17)
CLE (FSMC\_A16)

FSMC\_NWE

FSMC\_NOE

tw(NOE)

th(NOE-ALE)

th(NOE-D)

FSMC\_D[15:0]




Figure 38. NAND controller waveforms for common memory write access

Table 40. Switching characteristics for NAND Flash read and write cycles<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>d(D-NWE)</sub> <sup>(2)</sup>	FSMC_D[15:0] valid before FSMC_NWE high	6T <sub>HCLK</sub> + 12		ns
t <sub>w(NOE)</sub> <sup>(2)</sup>	FSMC_NOE low width	4T <sub>HCLK</sub> – 1.5	4T <sub>HCLK</sub> + 1.5	ns
t <sub>su(D-NOE)</sub> <sup>(2)</sup>	FSMC_D[15:0] valid data before FSMC_NOE high	25		ns
t <sub>h(NOE-D)</sub> (2)	FSMC_D[15:0] valid data after FSMC_NOE high	7		ns
t <sub>w(NWE)</sub> <sup>(2)</sup>	FSMC_NWE low width	4T <sub>HCLK</sub> – 1	4T <sub>HCLK</sub> + 2.5	ns
t <sub>v(NWE-D)</sub> <sup>(2)</sup>	FSMC_NWE low to FSMC_D[15:0] valid		0	ns
t <sub>h(NWE-D)</sub> <sup>(2)</sup>	FSMC_NWE high to FSMC_D[15:0] invalid	10T <sub>HCLK</sub> + 4		ns
t <sub>d(ALE-NWE)</sub> (3)	FSMC_ALE valid before FSMC_NWE low		3T <sub>HCLK</sub> + 1.5	ns
t <sub>h(NWE-ALE)</sub> (3)	FSMC_NWE high to FSMC_ALE invalid	3T <sub>HCLK</sub> + 4.5		ns
t <sub>d(ALE-NOE)</sub> (3)	FSMC_ALE valid before FSMC_NOE low	_	3T <sub>HCLK</sub> + 2	ns
t <sub>h(NOE-ALE)</sub> (3)	FSMC_NWE high to FSMC_ALE invalid	3T <sub>HCLK</sub> + 4.5		ns

<sup>1.</sup>  $C_L = 15 pF$ .

<sup>2.</sup> Based on characterization, not tested in production.

<sup>3.</sup> Guaranteed by design, not tested in production.

#### 5.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

## Functional EMS (Electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 41*. They are based on the EMS levels and classes defined in application note AN1709.

Table 41. EMS characteristics

Symbol	Parameter	Conditions	Level/Class
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD} = 3.3$ V, LQFP144, $T_A = +25$ °C, $f_{HCLK} = 36$ MHz conforms to IEC 61000-4-2	2B
V <sub>EFTB</sub>	Fast transient voltage burst limits to be applied through 100 pF on V <sub>DD</sub> and V <sub>SS</sub> pins to induce a functional disturbance	$V_{DD} = 3.3 \text{ V, LQFP144,} \ T_A = +25 ^{\circ}\text{C, f}_{HCLK} = 36 \text{ MHz} \ \text{conforms to IEC 61000-4-4}$	4A

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pre qualification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

# Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second. To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

## **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device is monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 42. EMI characteristics

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f <sub>HSE</sub> /f <sub>HCLK</sub> ] 8/36 MHz	Unit
,			0.1 MHz to 30 MHz	8	
			30 MHz to 130 MHz	27	dΒμV
S <sub>EMI</sub> Peak le	Peak level		130 MHz to 1 GHz	26	
			SAE EMI Level	4	-

# 5.3.12 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 43. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>		T <sub>A</sub> = +25 °C, conforming to JESD22-A114	2	2000	٧
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C, conforming to JESD22-C101	II	500	V

 $<sup>{\</sup>bf 1.} \quad {\bf Based \ on \ characterization \ results, \ not \ tested \ in \ production.}$ 

#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78 IC latch-up standard.

Table 44. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T <sub>A</sub> = +85 °C conforming to JESD78A	II level A

# 5.3.13 I/O port characteristics

# General input/output characteristics

Unless otherwise specified, the parameters given in *Table 45* are derived from tests performed under the conditions summarized in *Table 10*. All I/Os are CMOS and TTL compliant.

Table 45. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL</sub>	Input low level voltage		-0.5		0.8	
V <sub>IH</sub>	Standard IO input high level voltage	TTL ports	2		V <sub>DD</sub> +0.5	V
	IO FT <sup>(1)</sup> input high level voltage		2		5.5V	
V <sub>IL</sub>	Input low level voltage	CMOS porto	-0.5		0.35 V <sub>DD</sub>	V
V <sub>IH</sub>	Input high level voltage	CMOS ports	0.65 V <sub>DD</sub>		V <sub>DD</sub> +0.5	V
V	Standard IO Schmitt trigger voltage hysteresis <sup>(2)</sup>		200			mV
V <sub>hys</sub>	IO FT Schmitt trigger voltage hysteresis <sup>(2)</sup>		5% V <sub>DD</sub> <sup>(3)</sup>			mV
	Input lookage current (3)	$V_{SS} \le V_{IN} \le V_{DD}$ Standard I/Os			±1	
I <sub>lkg</sub>	Input leakage current (3)	V <sub>IN</sub> = 5 V I/O FT			3	μΑ
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(4)</sup>	$V_{IN} = V_{SS}$	30	40	50	kΩ
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(5)</sup>	$V_{IN} = V_{DD}$	30	40	50	kΩ
C <sub>IO</sub>	I/O pin capacitance			5		pF

<sup>1.</sup> FT = Five-volt tolerant.

All I/Os are CMOS and TTL compliant (no software configuration required), their characteristics consider the most strict CMOS-technology or TTL parameters:

### For V<sub>IH</sub>:

- if  $V_{DD}$  is in the [2.00 V 3.08 V] range: CMOS characteristics but TTL included
- if V<sub>DD</sub> is in the [3.08 V 3.60 V] range: TTL characteristics but CMOS included

#### For V<sub>II</sub>:

- if V<sub>DD</sub> is in the [2.00 V 2.28 V] range: TTL characteristics but CMOS included
- if V<sub>DD</sub> is in the [2.28 V 3.60 V] range: CMOS characteristics but TTL included

<sup>2.</sup> Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production.

<sup>3.</sup> With a minimum of 100 mV.

<sup>4.</sup> Leakage could be higher than max. if negative current is injected on adjacent pins.

Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimum (~10% order).

# **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink +20 mA (with a relaxed  $V_{OL}$ ).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 5.2*:

- The sum of the currents sourced by all the I/Os on V<sub>DD</sub>, plus the maximum Run consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating I<sub>VDD</sub> (see *Table 8*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub> plus the maximum Run consumption of the MCU sunk on V<sub>SS</sub> cannot exceed the absolute maximum rating I<sub>VSS</sub> (see *Table 8*).

# **Output voltage levels**

Unless otherwise specified, the parameters given in *Table 46* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 10*. All I/Os are CMOS and TTL compliant.

Table 46. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub> <sup>(1)</sup>	Output Low level voltage for an I/O pin when 8 pins are sunk at the same time	TTL port,		0.4	V
V <sub>OH</sub> <sup>(2)</sup>	Output High level voltage for an I/O pin when 8 pins are sourced at the same time	2.7 V < V <sub>DD</sub> < 3.6 V	V <sub>DD</sub> -0.4		V
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at the same time	CMOS port		0.4	<b>V</b>
V <sub>OH</sub> <sup>(2)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at the same time	2.7 V < V <sub>DD</sub> < 3.6 V	2.4		V
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at the same time	I <sub>IO</sub> = +20 mA <sup>(3)</sup>		1.3	V
V <sub>OH</sub> <sup>(2)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at the same time	2.7 V < V <sub>DD</sub> < 3.6 V	V <sub>DD</sub> -1.3		V
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at the same time	$I_{IO} = +6 \text{ mA}^{(3)}$		0.4	V
V <sub>OH</sub> <sup>(2)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at the same time	2 V < V <sub>DD</sub> < 2.7 V	V <sub>DD</sub> -0.4		V

<sup>1.</sup> The  $I_{\rm IO}$  current sunk by the device must always respect the absolute maximum rating specified in *Table 8* and the sum of  $I_{\rm IO}$  (I/O ports and control pins) must not exceed  $I_{\rm VSS}$ .

<sup>2.</sup> The  $I_{IO}$  current sourced by the device must always respect the absolute maximum rating specified in *Table 8* and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VDD}$ .

<sup>3.</sup> Based on characterization data, not tested in production.

# Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 39* and *Table 47*, respectively.

Unless otherwise specified, the parameters given in *Table 47* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 10*.

Table 47. I/O AC characteristics<sup>(1)</sup>


MODEx [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Max	Unit	
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(2)</sup>	$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$	2	MHz	
10	t <sub>f(IO)out</sub>	Output high to low level fall time	C - 50 pE V - 2 V to 2 6 V	125 <sup>(3)</sup>	20	
	t <sub>r(IO)out</sub>	Output low to high level rise time	$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$	125 <sup>(3)</sup>	ns	
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(2)</sup>	$C_L$ = 50 pF, $V_{DD}$ = 2 V to 3.6 V	10	MHz	
01	t <sub>f(IO)out</sub>	Output high to low level fall time	C 50 pF V 2 V to 2 C V	25 <sup>(3)</sup>	20	
	t <sub>r(IO)out</sub>	Output low to high level rise time	$C_L$ = 50 pF, $V_{DD}$ = 2 V to 3.6 V	25 <sup>(3)</sup>	ns	
	F <sub>max(IO)out</sub>		$C_L$ = 30 pF, $V_{DD}$ = 2.7 V to 3.6 V	50	MHz	
		F <sub>max(IO)out</sub>	max(IO)out Maximum Frequency <sup>(2)</sup>	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	30	MHz
			$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$	20	MHz	
			$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	5 <sup>(3)</sup>		
11	t <sub>f(IO)out</sub>	Output high to low level fall time	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	8 <sup>(3)</sup>		
			$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$	12 <sup>(3)</sup>	ns	
			$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	5 <sup>(3)</sup>	115	
	t <sub>r(IO)out</sub>	Output low to high level rise time	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	8 <sup>(3)</sup>	)	
			$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$	12 <sup>(3)</sup>		
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller		10	ns	

The I/O speed is configured using the MODEx[1:0] bits. Refer to the STM32F10xxx reference manual for a description of GPIO Port configuration register.

<sup>2.</sup> The maximum frequency is defined in Figure 39.

<sup>3.</sup> Guaranteed by design, not tested in production.

Figure 39. I/O AC characteristics definition



# 5.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R<sub>PLI</sub> (see *Table 45*).


Unless otherwise specified, the parameters given in *Table 48* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 10*.

Table 48. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub> <sup>(1)</sup>	NRST Input low level voltage		-0.5		0.8	V
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST Input high level voltage		2		V <sub>DD</sub> +0.5	V
V <sub>hys(NRST)</sub>	NRST Schmitt trigger voltage hysteresis			200		mV
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(2)</sup>	$V_{IN} = V_{SS}$	30	40	50	kΩ
V <sub>F(NRST)</sub> <sup>(1)</sup>	NRST Input filtered pulse				100	ns
V <sub>NF(NRST)</sub> <sup>(1)</sup>	NRST Input not filtered pulse		300			ns

<sup>1.</sup> Guaranteed by design, not tested in production.

Figure 40. Recommended NRST pin protection



- 1. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in Table 48. Otherwise the reset will not be taken into account by the device.

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

#### 5.3.15 TIM timer characteristics

The parameters given in *Table 49* are guaranteed by design.

Refer to *Section 5.3.13: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 49. TIMx<sup>(1)</sup> characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
t (T.) ()	t <sub>res/TIM</sub> ) Timer resolution time		1		t <sub>TIMxCLK</sub>
<sup>t</sup> res(TIM)	Timer resolution time	f <sub>TIMxCLK</sub> = 36 MHz	27.8		ns
f <sub>EXT</sub>	Timer external clock		0	f <sub>TIMxCLK</sub> /2	MHz
EXT	frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 36 MHz	0	18	MHz
Res <sub>TIM</sub>	Timer resolution			16	bit
	16-bit counter clock period		1	65536	t <sub>TIMxCLK</sub>
<sup>t</sup> COUNTER	when internal clock is selected	f <sub>TIMxCLK</sub> = 36 MHz	0.0278	1820	μs
thank count	Maximum possible count			65536 × 65536	t <sub>TIMxCLK</sub>
<sup>t</sup> MAX_COUNT	Maximum possible count	f <sub>TIMxCLK</sub> = 36 MHz		119.2	s

<sup>1.</sup> TIMx is used as a general term to refer to the TIM1, TIM2, TIM3 and TIM4 timers.

#### 5.3.16 Communications interfaces

### I<sup>2</sup>C interface characteristics

Unless otherwise specified, the parameters given in *Table 50* are derived from tests performed under ambient temperature,  $f_{PCLK1}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 10*.

The STM32F101xC, STM32F101xD and STM32F101xE access line  $I^2C$  interface meets the requirements of the standard  $I^2C$  communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and  $V_{DD}$  is disabled, but is still present.

The I<sup>2</sup>C characteristics are described in *Table 50*. Refer also to *Section 5.3.13: I/O port characteristics* for more details on the input/output alternate function characteristics (SDA and SCL).

Table 50. I<sup>2</sup>C characteristics

Symbol	Parameter	Standard	Standard mode I <sup>2</sup> C <sup>(1)</sup>		Fast mode I <sup>2</sup> C <sup>(1)(2)</sup>		
Symbol	Faiametei	Min	Max	Min	Max	Unit	
t <sub>w(SCLL)</sub>	SCL clock low time	4.7		1.3		μs	
t <sub>w(SCLH)</sub>	SCL clock high time	4.0		0.6		μδ	
t <sub>su(SDA)</sub>	SDA setup time	250		100			
t <sub>h(SDA)</sub>	SDA data hold time	0(3)		0 <sup>(4)</sup>	900 <sup>(3)</sup>		
t <sub>r(SDA)</sub>	SDA and SCL rise time		1000	20+0.1C <sub>b</sub>	300	ns	
t <sub>f(SDA)</sub>	SDA and SCL fall time		300		300		
t <sub>h(STA)</sub>	Start condition hold time	4.0		0.6			
t <sub>su(STA)</sub>	Repeated Start condition setup time	4.7		0.6		μs	
t <sub>su(STO)</sub>	Stop condition setup time	4.0		0.6		μs	
t <sub>w(STO:STA)</sub>	Stop to Start condition time (bus free)	4.7		1.3		μs	
C <sub>b</sub>	Capacitive load for each bus line		400		400	pF	

<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup>  $f_{PCLK1}$  must be higher than 2 MHz to achieve the maximum standard mode  $I^2C$  frequency. It must be higher than 4 MHz to achieve the maximum fast mode  $I^2C$  frequency.

The maximum hold time of the Start condition has only to be met if the interface does not stretch the low period of SCL signal.

<sup>4.</sup> The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.




Figure 41. I<sup>2</sup>C bus AC waveforms and measurement circuit<sup>(1)</sup>

1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

Table 51. SCL frequency  $(f_{PCLK1} = 36 \text{ MHz}, V_{DD} = 3.3 \text{ V})^{(1)(2)}$ 

f <sub>SCL</sub>	I2C_CCR value
(kHz)	$R_P = 4.7 \text{ k}\Omega$
400	0x801E
300	0x8028
200	0x803C
100	0x00B4
50	0x0168
20	0x0384

<sup>1.</sup>  $R_P$  = External pull-up resistance,  $f_{SCL} = I^2C$  speed,

<sup>2.</sup> For speeds around 200 kHz, the tolerance on the achieved speed is of  $\pm 5\%$ . For other speed ranges, the tolerance on the achieved speed  $\pm 2\%$ . These variations depend on the accuracy of the external components used to design the application.

#### **SPI** interface characteristics

Unless otherwise specified, the parameters given in *Table 52* are derived from tests performed under ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 10*.

Refer to *Section 5.3.13: I/O port characteristics* for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 52. SPI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>SCK</sub>	SPI clock frequency	Master mode		18	MHz
1/t <sub>c(SCK)</sub>	SFI Clock frequency	Slave mode		18	IVITIZ
t <sub>r(SCK)</sub>	SPI clock rise and fall time	Capacitive load: C = 30 pF		8	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
t <sub>su(NSS)</sub> <sup>(2)</sup>	NSS setup time	Slave mode	4t <sub>PCLK</sub>		
t <sub>h(NSS)</sub> <sup>(2)</sup>	NSS hold time	Slave mode	2t <sub>PCLK</sub>		
t <sub>w(SCKH)</sub> (2) t <sub>w(SCKL)</sub> (2)	SCK high and low time	Master mode, f <sub>PCLK</sub> = 36 MHz, presc = 4	50	60	
	Data input setup time	Master mode	5		
t <sub>su(MI)</sub> (2) t <sub>su(SI)</sub> (2)	Data input setup time	Slave mode	5		
t <sub>h(MI)</sub> (2)	Data input hold time	Master mode	5		
t <sub>h(SI)</sub> <sup>(2)</sup>	Data input hold time	Slave mode	4		ns
t <sub>a(SO)</sub> (2)(3)	Data output access time	Slave mode, f <sub>PCLK</sub> = 20 MHz	0	3t <sub>PCLK</sub>	
t <sub>dis(SO)</sub> (2)(4)	Data output disable time	Slave mode	2	10	
t <sub>v(SO)</sub> (2)(1)	Data output valid time	Slave mode (after enable edge)		25	
t <sub>v(MO)</sub> <sup>(2)(1)</sup>	Data output valid time	Master mode (after enable edge)		5	
t <sub>h(SO)</sub> <sup>(2)</sup>	Data output hold time	Slave mode (after enable edge)	15		
t <sub>h(MO)</sub> <sup>(2)</sup>	Data output noid time	Master mode (after enable edge)	2		

<sup>1.</sup> Remapped SPI1 characteristics to be determined.

<sup>2.</sup> Based on characterization, not tested in production.

<sup>3.</sup> Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z





Figure 42. SPI timing diagram - slave mode and CPHA=0





<sup>1.</sup> Measurement points are done at CMOS levels:  $0.3V_{\rm DD}$  and  $0.7V_{\rm DD}$ .




Figure 44. SPI timing diagram - master mode<sup>(1)</sup>

1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

# 5.3.17 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 53* are derived from tests performed under ambient temperature,  $f_{PCLK2}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in *Table 10*.

Note: It is recommended to perform a calibration after each power-up.

Table 53. **ADC** characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DDA</sub>	Power supply		2.4		3.6	V
V <sub>REF+</sub>	Positive reference voltage		2.4		$V_{DDA}$	V
I <sub>VREF</sub>	Current on the V <sub>REF</sub> input pin			160 <sup>(1)</sup>	220 <sup>(1)</sup>	μΑ
f <sub>ADC</sub>	ADC clock frequency		0.6		14	MHz
f <sub>S</sub> <sup>(2)</sup>	Sampling rate		0.05		1	MHz
£ (2)	External trigger frequency	f <sub>ADC</sub> = 14 MHz			823	kHz
f <sub>TRIG</sub> <sup>(2)</sup>	External trigger frequency				17	1/f <sub>ADC</sub>
V <sub>AIN</sub>	Conversion voltage range <sup>(3)</sup>		0 (V <sub>SSA</sub> or V <sub>REF</sub> - tied to ground)		V <sub>REF+</sub>	V
R <sub>AIN</sub> <sup>(2)</sup>	External input impedance	See Equation 1 and Table 54 for details			50	kΩ
R <sub>ADC</sub> <sup>(2)</sup>	Sampling switch resistance				1	kΩ
C <sub>ADC</sub> <sup>(2)</sup>	Internal sample and hold capacitor				8	pF
+ (2)	Calibration time	f <sub>ADC</sub> = 14 MHz	5.	.9		μs
t <sub>CAL</sub> <sup>(2)</sup>	Calibration time		8	3		1/f <sub>ADC</sub>
t <sub>lat</sub> (2)	Injection trigger conversion	f <sub>ADC</sub> = 14 MHz			0.214	μs
'lat` '	latency				3 <sup>(4)</sup>	1/f <sub>ADC</sub>
t <sub>latr</sub> (2)	Regular trigger conversion	f <sub>ADC</sub> = 14 MHz			0.143	μs
'latr`	latency				2 <sup>(4)</sup>	1/f <sub>ADC</sub>
t <sub>S</sub> <sup>(2)</sup>	Sampling time	f <sub>ADC</sub> = 14 MHz	0.107		17.1	μs
Ü	Sampling time		1.5		239.5	1/f <sub>ADC</sub>
t <sub>STAB</sub> <sup>(2)</sup>	Power-up time		0	0	1	μs
	Total conversion time	f <sub>ADC</sub> = 14 MHz	1		18	μs
t <sub>CONV</sub> <sup>(2)</sup>	(including sampling time)		_	14 to 252 (t <sub>S</sub> for sampling +12.5 for successive approximation)		

- 1. Based on characterization results, not tested in production.
- 2. Guaranteed by design, not tested in production.
- 3. V<sub>REF+</sub> can be internally connected to V<sub>DDA</sub> and V<sub>REF-</sub> can be internally connected to V<sub>SSA</sub>, depending on the package. Refer to *Section 3: Pinouts and pin descriptions* for further details.
- 4. For external triggers, a delay of 1/f<sub>PCLK2</sub> must be added to the latency specified in *Table 53*.

$$\begin{aligned} & \textbf{Equation 1: R_{AIN} max formula:} \\ & R_{AIN} < \frac{T_S}{f_{ADC} \times C_{ADC} \times ln(2^{N+2})} - R_{ADC} \end{aligned}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 54.  $R_{AIN}$  max for  $f_{ADC} = 14 \text{ MHz}^{(1)}$ 

T <sub>s</sub> (cycles)	t <sub>S</sub> (µs)	R <sub>AIN</sub> max (kΩ)
1.5	0.11	0.4
7.5	0.54	5.9
13.5	0.96	11.4
28.5	2.04	25.2
41.5	2.96	37.2
55.5	3.96	50
71.5	5.11	NA
239.5	17.1	NA

<sup>1.</sup> Guaranteed by design, not tested in production.

Table 55. ADC accuracy - limited test conditions<sup>(1)(2)</sup>

Symbol	Parameter	Test conditions	Тур	Max <sup>(3)</sup>	Unit
ET	Total unadjusted error	f <sub>PCLK2</sub> = 28 MHz,	±1.3	±2	
EO	Offset error	$f_{ADC} = 14 \text{ MHz}, R_{AIN} < 10 \text{ k}\Omega,$	±1	±1.5	
EG	Gain error	$V_{DDA} = 3 \text{ V to } 3.6 \text{ V, } T_A = 25 ^{\circ}\text{C}$ Measurements made after	±0.5	±1.5	LSB
ED	Differential linearity error	ADC calibration	±0.7	±1	
EL	Integral linearity error	$V_{REF+} = V_{DDA}$	±0.8	±1.5	

<sup>1.</sup> ADC DC accuracy values are measured after internal calibration.

<sup>2.</sup> ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.

Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in *Section 5.3.13* does not affect the ADC accuracy.


<sup>3.</sup> Based on characterization, not tested in production.

Table 56. ADC accuracy<sup>(1)</sup> (2)(3)

Symbol	Parameter	Test conditions	Тур	Max <sup>(4)</sup>	Unit
ET	Total unadjusted error	6 00 MHz	±2	±5	
EO	Offset error	$f_{PCLK2}$ = 28 MHz, $f_{ADC}$ = 14 MHz, $R_{AIN}$ < 10 kΩ,	±1.5	±2.5	
EG	Gain error	$V_{DDA} = 2.4 \text{ V to } 3.6 \text{ V}$	±1.5	±3	LSB
ED	Differential linearity error	Measurements made after ADC calibration	±1	±2	
EL	Integral linearity error	7150 oansiation	±1.5	±3	

- 1. ADC DC accuracy values are measured after internal calibration.
- 2. Better performance could be achieved in restricted  $V_{DD}$ , frequency,  $V_{REF}$  and temperature ranges.
- 3. ADC accuracy vs. negative injection current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in Section 5.3.13 does not affect the ADC accuracy.
- 4. Based on characterization, not tested in production.

Figure 45. ADC accuracy characteristics






Figure 46. Typical connection diagram using the ADC

- Refer to *Table 53* for the values of R<sub>AIN</sub>, R<sub>ADC</sub> and C<sub>ADC</sub>.
- $C_{parasitic}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high  $C_{parasitic}$  value will downgrade conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced.

# General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 47 or Figure 48, depending on whether  $V_{\text{REF+}}$  is connected to  $V_{\text{DDA}}$  or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.




Figure 47. Power supply and reference decoupling (V<sub>REF+</sub> not connected to V<sub>DDA</sub>)

1.  $V_{REF+}$  and  $V_{REF-}$  inputs are available only on 100-pin packages.

Doc ID 14610 Rev 7 90/106




Figure 48. Power supply and reference decoupling ( $V_{REF+}$  connected to  $V_{DDA}$ )

1.  $V_{REF+}$  and  $V_{REF-}$  inputs are available only on 100-pin packages.

# 5.3.18 DAC electrical specifications

Table 57. DAC characteristics

Symbol	Parameter	Min	Тур	Max <sup>(1)</sup>	Unit	Comments
V <sub>DDA</sub>	Analog supply voltage	2.4		3.6	V	
V <sub>REF+</sub>	Reference supply voltage	2.4		3.6	V	V <sub>REF+</sub> must always be below V <sub>DDA</sub>
$V_{SSA}$	Ground	0		0	V	
R <sub>LOAD</sub> <sup>(2)</sup>	Resistive load with buffer ON	5			kΩ	
R <sub>O</sub> <sup>(2)</sup>	Impedance output with buffer OFF			15	kΩ	When the buffer is OFF, the minimum resistive load between DAC_OUT and $V_{SS}$ to have a 1% accuracy is 1.5 M $\Omega$
C <sub>LOAD</sub> <sup>(2)</sup>	Capacitive load			50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
DAC_OUT min <sup>(2)</sup>	Lower DAC_OUT voltage with buffer ON	0.2			V	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code (0x0E0) to (0xF1C) at
DAC_OUT max <sup>(2)</sup>	Higher DAC_OUT voltage with buffer ON			V <sub>DDA</sub> – 0.2	V	V <sub>REF+</sub> = 3.6 V and (0x155) and (0xEAB) at V <sub>REF+</sub> = 2.4 V.
DAC_OUT min <sup>(2)</sup>	Lower DAC_OUT voltage with buffer OFF		0.5		mV	It gives the maximum output
DAC_OUT max <sup>(2)</sup>	Higher DAC_OUT voltage with buffer OFF			V <sub>REF+</sub> – 1LSB	V	excursion of the DAC.

Table 57. DAC characteristics (continued)

Symbol	Parameter	Min	Тур	Max <sup>(1)</sup>	Unit	Comments
I <sub>DDVREF+</sub>	DAC DC current consumption in quiescent mode (Standby mode)			220	μΑ	With no load, worst code (0xF1C) at V <sub>REF+</sub> = 3.6 V in terms of DC consumption on the inputs.
	DAG DG samuel samuelism			380	μΑ	With no load, middle code (0x800) on the inputs.
I <sub>DDA</sub>	DAC DC current consumption in quiescent mode (Standby mode)			480	μΑ	With no load, worst code (0xF1C) at V <sub>REF+</sub> = 3.6 V in terms of DC consumption on the inputs.
DNL <sup>(3)</sup>	Differential non linearity Difference between two			±0.5	LSB	Given for the DAC in 10-bit configuration.
	consecutive code-1LSB)			±2	LSB	Given for the DAC in 12-bit configuration.
(3)	Integral non linearity (difference between measured value at			±1	LSB	Given for the DAC in 10-bit configuration.
INL <sup>(3)</sup>	Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)			±4	LSB	Given for the DAC in 12-bit configuration.
	Offset error			±10	mV	Given for the DAC in 12-bit configuration.
Offset <sup>(3)</sup>	(difference between measured value at Code (0x800) and the			±3	LSB	Given for the DAC in 10-bit at $V_{REF+} = 3.6 \text{ V}$ .
	ideal value = V <sub>REF+</sub> /2)			±12	LSB	Given for the DAC in 12-bit at $V_{REF+} = 3.6 \text{ V}$ .
Gain error <sup>(3)</sup>	Gain error			±0.5	%	Given for the DAC in 12bit configuration.
<sup>t</sup> SETTLING <sup>(3)</sup>	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±1LSB		3	4	μs	$C_{LOAD} \le 50 \text{ pF, } R_{LOAD} \ge 5 \text{ k}\Omega$
Update rate <sup>(3)</sup>	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)			1	MS/s	$C_{LOAD} \le 50 \text{ pF, } R_{LOAD} \ge 5 \text{ k}\Omega$
t <sub>WAKEUP</sub> (3)	Wakeup time from off state (Setting the ENx bit in the DAC Control register)		6.5	10	μs	$C_{LOAD} \le 50$ pF, $R_{LOAD} \ge 5$ k $\Omega$ input code between lowest and highest possible ones.
PSRR+ (2)	Power supply rejection ratio (to V <sub>DDA</sub> ) (static DC measurement		-67	-40	dB	No R <sub>LOAD</sub> , C <sub>LOAD</sub> = 50 pF

<sup>1.</sup> Guaranteed by characterization, not tested in production.

<sup>2.</sup> Guaranteed by design, not tested in production.

 $<sup>{\</sup>it 3.} \quad {\it Guaranteed by characterization, not tested in production.}$ 

Buffered/Non-buffered DAC

Buffer(1)

12-bit digital to analog converter

C LOAD

ai17157

Figure 49. 12-bit buffered /non-buffered DAC

 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC\_CR register.

# 5.3.19 Temperature sensor characteristics

Table 58. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature		±1	±2	°C
Avg_Slope <sup>(1)</sup>	Average slope	4.0	4.3	4.6	mV/°C
V <sub>25</sub> <sup>(1)</sup>	Voltage at 25°C	1.34	1.43	1.52	V
t <sub>START</sub> (2)	Startup time	4		10	μs
T <sub>S_temp</sub> (3)(2)	ADC sampling time when reading the temperature			17.1	μs


- 1. Guaranteed by characterization, not tested in production.
- 2. Guaranteed by design, not tested in production.
- 3. Shortest sampling time can be determined in the application by multiple iterations.

# 6 Package characteristics

# 6.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK® is an ST trademark.

Figure 50. Recommended PCB design rules (0.80/0.75 mm pitch BGA)






Figure 51. LFBGA144 – 144-ball low profile fine pitch ball grid array, 10 x 10 mm, 0.8 mm pitch, package outline

1. Drawing is not to scale.

Table 59. LFBGA144 – 144-ball low profile fine pitch ball grid array, 10 x 10 mm, 0.8 mm pitch, package data


Cymphal		millimeters			inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Тур	Min	Max
Α			1.70			0.0669
A1	0.21			0.0083		
A2		1.07			0.0421	
A3		0.27			0.0106	
A4			0.85			0.0335
b	0.35	0.40	0.45	0.0138	0.0157	0.0177
D	9.85	10.00	10.15	0.3878	0.3937	0.3996
D1		8.80			0.3465	
Е	9.85	10.00	10.15	0.3878	0.3937	0.3996
E1		8.80			0.3465	
е		0.80			0.0315	
F		0.60			0.0236	
ddd		0.10			0.0039	
eee		0.15			0.0059	
fff		0.08			0.0031	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

57

Figure 52. LQFP144, 20 x 20 mm, 144-pin thin quad flat package outline<sup>(1)</sup>

Figure 53. Recommended footprint<sup>(1)(2)</sup>



- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.

Table 60. LQFP144, 20 x 20 mm, 144-pin thin quad flat package mechanical data

Complete		millimeters			inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
Α			1.60			0.063
A1	0.05		0.15	0.002		0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106
С	0.09		0.20	0.0035		0.0079
D	21.80	22.00	22.20	0.8583	0.8661	0.874
D1	19.80	20.00	20.20	0.7795	0.7874	0.7953
D3		17.50			0.689	
E	21.80	22.00	22.20	0.8583	0.8661	0.874
E1	19.80	20.00	20.20	0.7795	0.7874	0.7953
E3		17.50			0.689	
е		0.50			0.0197	
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1		1.00			0.0394	
k	0°	3.5°	7°	0°	3.5°	7°
ccc		0.08			0.0031	•

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

**477** 




Figure 54. LQFP100 – 14 x 14 mm, 100-pin low-profile Figure 55. Recommended footprint<sup>(1)(2)</sup> quad flat package outline<sup>(1)</sup>

- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.


Table 61. LQPF100 – 14 x 14 mm, 100-pin low-profile quad flat package mechanical data

0		millimeters			inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
Α			1.60			0.063
A1	0.05		0.15	0.002		0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106
С	0.09		0.20	0.0035		0.0079
D	15.80	16.00	16.20	0.622	0.6299	0.6378
D1	13.80	14.00	14.20	0.5433	0.5512	0.5591
D3		12.00			0.4724	
E	15.80	16.00	16.20	0.622	0.6299	0.6378
E1	13.80	14.00	14.20	0.5433	0.5512	0.5591
E3		12.00			0.4724	
е		0.50			0.0197	
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1		1.00			0.0394	
k	0°	3.5°	7°	0°	3.5°	7°
ccc		0.08	•		0.0031	•

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

477

Figure 56. LQFP64 – 10 x 10 mm, 64 pin low-profile quad figure 57. Recommended flat package outline<sup>(1)</sup> footprint<sup>(1)(2)</sup>



- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.

Table 62. LQFP64 – 10 x 10 mm, 64 pin low-profile quad flat package mechanical data

Symbol		millimeters			inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
А			1.60			0.0630
A1	0.05		0.15	0.0020		0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106
С	0.09		0.20	0.0035		0.0079
D		12.00			0.4724	
D1		10.00			0.3937	
E		12.00			0.4724	
E1		10.00			0.3937	
е		0.50			0.0197	
θ	0°	3.5°	7°	0°	3.5°	7°
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1		1.00			0.0394	
N			Numbe	er of pins		
IV	64					

1. Values in inches are converted from mm and rounded to 4 decimal digits.

99/106

# 6.2 Thermal characteristics

The maximum chip junction temperature (T<sub>J</sub>max) must never exceed the values given in *Table 10: General operating conditions on page 38*.

The maximum chip-junction temperature,  $T_J$  max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$$

#### Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- Θ<sub>JA</sub> is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$ max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

P<sub>I/O</sub> max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

Table 63. Package thermal characteristics

Symbol	Parameter	Value	Unit
$\Theta_{\sf JA}$	Thermal resistance junction-ambient LQFP144 - 20 x 20 mm / 0.5 mm pitch	30	
	Thermal resistance junction-ambient LQFP100 - 14 x 14 mm / 0.5 mm pitch	46	°C/W
	Thermal resistance junction-ambient LQFP64 - 10 x 10 mm / 0.5 mm pitch	45	

#### 6.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

# 6.2.2 Evaluating the maximum junction temperature for an application

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Table 64: Ordering information scheme*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature. Here, only temperature range 6 is available (–40 to 85 °C).

The following example shows how to calculate the temperature range needed for a given application, making it possible to check whether the required temperature range is compatible with the STM32F10xxx junction temperature range.

# **Example: High-performance application**

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax}=82~^{\circ}C$  (measured according to JESD51-2),  $I_{DDmax}=50$  mA,  $V_{DD}=3.5$  V, maximum 20 I/Os used at the same time in output at low level with  $I_{OL}=8$  mA,  $V_{OL}=0.4$  V and maximum 8 I/Os used at the same time in output mode at low level with  $I_{OL}=20$  mA,  $V_{OL}=1.3$  V

 $P_{INTmax} = 50 \text{ mA} \times 3.5 \text{ V} = 175 \text{ mW}$ 

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$ 

This gives: P<sub>INTmax</sub> = 175 mW and P<sub>IOmax</sub> = 272 mW

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$ 


Thus: P<sub>Dmax</sub> = 447 mW

Using the values obtained in *Table 64*  $T_{Jmax}$  is calculated as follows:

For LQFP64, 45 °C/W


 $T_{Jmax} = 82 \, ^{\circ}C + (45 \, ^{\circ}C/W \times 447 \, mW) = 82 \, ^{\circ}C + 20.1 \, ^{\circ}C = 102.1 \, ^{\circ}C$ 

This is within the junction temperature range of the STM32F10xxx ( $-40 < T_J < 105$  °C).



# 7 Part numbering

Table 64. Ordering information scheme



For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

# 8 Revision history

Table 65. Document revision history

Date	Revision	Changes
07-Apr-2008	1	Initial release.
22-May-2008	2	Document status promoted from Target Specification to Preliminary Data.  Section 1: Introduction and Section 2.2: Full compatibility throughout the family modified. Small text changes.  Note 1 added in Table 2: STM32F101xC, STM32F101xD and STM32F101xE features and peripheral counts on page 11.  LQPF100/BGA100 column added to Table 6: FSMC pin definition on page 31.  Values added to Maximum current consumption on page 40 (see Table 14, Table 15, Table 16 and Table 17).  Values added to Typical current consumption on page 46 (see Table 18, Table 19 and Table 20 and see Figure 11, Figure 12, Figure 14, Figure 15 and Figure 16). Table 19: Typical current consumption in Standby mode removed.  Figure 53: Recommended footprint(1) on page 96 corrected.  Equation 1 corrected. Section 6.2.2: Evaluating the maximum junction temperature for an application on page 100 added.
21-Jul-2008	3	Document status promoted from Preliminary Data to full datasheet. FSMC (flexible static memory controller) on page 15 modified. Power supply supervisor on page 17 modified and VDDA added to Table 10: General operating conditions on page 38.  Table notes revised in Section 5: Electrical characteristics.  Capacitance modified in Figure 9: Power supply scheme on page 35. Table 51: SCL frequency (fPCLK1= 36 MHz, VDD = 3.3 V) updated. Table 52: SPI characteristics modified, th(NSS) modified in Figure 42: SPI timing diagram - slave mode and CPHA=0 on page 85.  Minimum SDA and SCL fall time value for Fast mode removed from Table 50: I2C characteristics on page 82, note 1 modified.  IDD_VBAT values added to Table 17: Typical and maximum current consumptions in Stop and Standby modes on page 43.  Table 30: Flash memory endurance and data retention on page 56 updated.  fHCLK corrected in Table 41: EMS characteristics.  tsu(NSS) modified in Table 52: SPI characteristics.  EO corrected in Table 56: ADC accuracy on page 89. fPCLK2 corrected in Table 55: ADC accuracy - limited test conditions and Table 56: ADC accuracy.  Figure 46: Typical connection diagram using the ADC on page 90 and note below corrected.  Typical TS_temp value removed from Table 58: TS characteristics on page 93.  Section 6.1: Package mechanical data on page 94 updated.  Small text changes.

Table 65. Document revision history (continued)

Date	Revision	Changes
12-Dec-2008	4	General-purpose timers (TIMx) on page 19 updated. Table 3: STM32F101xx family updated to show the low-density family. Table 4: Timer feature comparison added Figure 1: STM32F101xC, STM32F101xD and STM32F101xE access line block diagram updated.  Note 9 added, main function after reset and Note 5 updated in Table 5: High-density STM32F101xx pin definitions.  Note 2 modified below Table 7: Voltage characteristics on page 36, $ \Delta V_{DDx} $ min and $ \Delta V_{DDx} $ min removed.  Measurement conditions specified in Section 5.3.5: Supply current characteristics on page 40.  General input/output characteristics on page 77 modified.  Max values at $T_A = 85$ °C updated in Table 17: Typical and maximum current consumptions in Stop and Standby modes on page 43.  Section 5.3.10: FSMC characteristics on page 56 revised.  Values added to Table 42: EMI characteristics on page 76. $I_{VREF}$ added to Table 53: ADC characteristics on page 99 updated.  Small text changes.

Table 65. Document revision history (continued)

Date	Revision	Changes
30-Mar-2009	5	I/O information clarified <i>on page 1</i> . Number of ADC peripherals corrected in <i>Table 2</i> : <i>STM32F101xC</i> , <i>STM32F101xD and STM32F101xE features and peripheral counts</i> .  In <i>Table 5</i> : <i>High-density STM32F101xx pin definitions</i> :  - I/O level of pins PF11, PF12, PF13, PF14, PF15, G0, G1 and G15 updated  - PB4, PB13, PB14, PB15, PB3/TRACESWO moved from Default column to Remap column. PG14 pin description modified in <i>Table 6</i> : <i>FSMC pin definition</i> . <i>Figure 6</i> : <i>Memory map on page 33</i> modified.  Note modified in <i>Table 14</i> : <i>Maximum current consumption in Run mode, code with data processing running from Flash</i> and <i>Table 16</i> : <i>Maximum current consumption in Sleep mode, code running from Flash or RAM</i> . <i>Figure 14</i> , <i>Figure 15</i> and <i>Figure 16</i> show typical curves (titles changed). <i>Table 21</i> : <i>High-speed external user clock characteristics</i> and <i>Table 22</i> : <i>Low-speed user external clock characteristics</i> modified.  ACC <sub>HSI</sub> max values modified in <i>Table 25</i> : <i>HSI oscillator characteristics</i> FSMC configuration modified for <i>Asynchronous waveforms</i> and <i>timings</i> . Notes modified below <i>Figure 21</i> : <i>Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms</i> and <i>Figure 22</i> : <i>Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings</i> and <i>Table 34</i> : <i>Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings</i> and <i>Table 34</i> : <i>Asynchronous multiplexed NOR/PSRAM write timings</i> . 1h(Data_NWE) modified in <i>Table 38</i> : <i>Synchronous non-multiplexed PSRAM write timings</i> .  In <i>Table 36</i> : <i>Synchronous multiplexed PSRAM write timings</i> :  - t <sub>V(Data-CLK)</sub> renamed as t <sub>d(CLKL-Data)</sub> - t <sub>d(CLKL-Data)</sub> min value removed and max value added  - t <sub>h(CLKL-Data)</sub> min value removed and max value added  - t <sub>h(CLKL-Data)</sub> min value removed and max value added  - t <sub>h(CLKL-Data)</sub> min value removed and max value added  - t <sub>h(CLKL-Data)</sub> min value removed <i>PSRAM write timings</i> and <i>Figure 25</i> : <i>Synchronous multiplexed PSRAM write timings</i> and <i>Figure 28</i> : <i>Synchronous multiplexed PSRAM write timings</i> and <i>Figure 28</i> : <i>Synchronous non-multiplexed PSRAM</i>

Table 65. Document revision history (continued)

Date	Revision	Changes
21-Jul-2009	6	Figure 1: STM32F101xC, STM32F101xD and STM32F101xE access line block diagram modified.  Note 5 updated and Note 4 added in Table 5: High-density STM32F101xx pin definitions.  V <sub>RERINT</sub> and T <sub>Coeff</sub> added to Table 13: Embedded internal reference voltage.  f <sub>HSE_ext</sub> min modified in Table 21: High-speed external user clock characteristics.  Table 23: HSE 4-16 MHz oscillator characteristics modified. Note 1 modified below Figure 19: Typical application with an 8 MHz crystal.  Figure 40: Recommended NRST pin protection modified. C <sub>L1</sub> and C <sub>L2</sub> replaced by C in Table 23: HSE 4-16 MHz oscillator characteristics and Table 24: LSE oscillator characteristics (fLSE = 32.768 kHz), notes modified and moved below the tables.  Table 25: HSI oscillator characteristics modified. Conditions removed from Table 27: Low-power mode wakeup timings.  Jitter added to Table 28: PLL characteristics.  In Table 31: Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings: th(BL_NOE) and th(A_NOE) modified.  In Table 32: Asynchronous multiplexed NOR/PSRAM read timings: th(A_NWE) and th(Data_NWE) modified.  In Table 33: Asynchronous multiplexed NOR/PSRAM read timings: th(A_NWE) modified.  In Table 34: Asynchronous multiplexed NOR/PSRAM read timings: th(CLKH-NWAITV) modified.  In Table 35: Synchronous multiplexed NOR/PSRAM read timings: th(CLKH-NWAITV) modified.  In Table 40: Switching characteristics for NAND Flash read and write cycles: th(NOE-D) modified.  In Table 52: SPI characteristics modified in Table 53: ADC characteristics.  Table 57: DAC characteristics modified. Figure 49: 12-bit buffered /non-buffered DAC added.
24-Sep-2009	7	Number of DACs corrected in <i>Table 3: STM32F101xx family</i> .  I <sub>DD_VBAT</sub> updated in <i>Table 17: Typical and maximum current consumptions in Stop and Standby modes</i> .  Figure 13: Typical current consumption on VBAT with RTC on vs. temperature at different VBAT values added.  IEC 1000 standard updated to IEC 61000 and SAE J1752/3 updated to IEC 61967-2 in <i>Section 5.3.11: EMC characteristics on page 75</i> .  Table 57: DAC characteristics modified.  Small text changes.

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

