


## N-channel 100 V, 0.017 $\Omega$ typ., 35 A, STripFET™ F7 Power MOSFET in a PowerFLAT™ 3.3 x 3.3 package

Datasheet - preliminary data



### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>	P <sub>TOT</sub>
STL8N10F7	100 V	0.02 $\Omega$	35 A	50 W


- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent figure of merit (FoM)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness

### Applications

- Switching applications

### Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



**Table 1. Device summary**

Order code	Marking	Package	Packaging
STL8N10F7	8N10F	PowerFLAT™ 3.3 x 3.3	Tape and reel

## Contents

<b>1</b>	<b>Electrical ratings</b>	<b>3</b>
<b>2</b>	<b>Electrical characteristics</b>	<b>4</b>
2.1	Electrical characteristics (curves)	6
<b>3</b>	<b>Test circuits</b>	<b>8</b>
<b>4</b>	<b>Package mechanical data</b>	<b>9</b>
<b>5</b>	<b>Revision history</b>	<b>13</b>

# 1 Electrical ratings

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	100	V
$V_{GS}$	Gate-source voltage	$\pm 20$	V
$I_D^{(1)}$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	8	A
$I_D^{(1)}$	Drain current (continuous) at $T_C = 100^\circ\text{C}$	6	A
$I_{DM}^{(1)(2)}$	Drain current (pulsed)	32	A
$I_D^{(3)}$	Drain current (continuous) at $T_{pcb} = 25^\circ\text{C}$	35	A
$I_D^{(3)}$	Drain current (continuous) at $T_{pcb} = 100^\circ\text{C}$	22	A
$I_{DM}^{(2)(3)}$	Drain current (pulsed)	140	A
$P_{TOT}^{(3)}$	Total dissipation at $T_{case} = 25^\circ\text{C}$	50	W
$P_{TOT}^{(1)}$	Total dissipation at $T_{pcb} = 25^\circ\text{C}$	3.5	W
$T_J$	Operating junction temperature	-55 to 150	$^\circ\text{C}$
$T_{stg}$	Storage temperature		$^\circ\text{C}$

1. This value is rated according to  $R_{thj-pcb}$ .
2. Pulse width limited by safe operating area.
3. This value is rated according to  $R_{thj-case}$ .

**Table 3. Thermal resistance**

Symbol	Parameter	Value	Unit
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb	42.8	$^\circ\text{C}/\text{W}$
$R_{thj-case}$	Thermal resistance junction-case	2.5	$^\circ\text{C}/\text{W}$

1. When mounted on FR-4 board of 1inch<sup>2</sup>, 2oz Cu, t < 10 sec

## 2 Electrical characteristics

( $T_{CASE}=25\text{ }^{\circ}\text{C}$  unless otherwise specified)

**Table 4. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1\text{ mA}; V_{GS} = 0$	100			V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 100\text{ V}; V_{GS} = 0$			1	$\mu\text{A}$
		$V_{DS} = 100\text{ V}; V_{GS} = 0; T_C = 125\text{ }^{\circ}\text{C}$			100	$\mu\text{A}$
$I_{GSS}$	Gate body leakage current	$V_{GS} = 20\text{ V}; V_{DS} = 0$			100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$	2.5		4.5	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 10\text{ V}, I_D = 4\text{ A}$		0.017	0.02	$\Omega$

**Table 5. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 50\text{ V}, f = 1\text{ MHz}, V_{GS} = 0$	-	1640	-	pF
$C_{oss}$	Output capacitance		-	360	-	pF
$C_{rss}$	Reverse transfer capacitance		-	25	-	pF
$Q_g$	Total gate charge	$V_{DD} = 50\text{ V}, I_D = 8\text{ A}$ $V_{GS} = 10\text{ V}$ <i>Figure 14</i>	-	25	-	nC
$Q_{gs}$	Gate-source charge		-	12	-	nC
$Q_{gd}$	Gate-drain charge		-	5	-	nC

**Table 6. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 50\text{ V}, I_D = 4\text{ A}, R_G = 4.7\text{ }\Omega, V_{GS} = 10\text{ V}$ <i>Figure 13</i>	-	15	-	ns
$t_r$	Rise time		-	17	-	ns
$t_{d(off)}$	Turn-off delay time		-	24	-	ns
$t_f$	Fall time		-	8	-	ns

**Table 7. Source drain diode**

<b>Symbol</b>	<b>Parameter</b>	<b>Test conditions</b>	<b>Min</b>	<b>Typ.</b>	<b>Max</b>	<b>Unit</b>
$V_{SD}^{(1)}$	Forward on voltage	$I_{SD} = 8 \text{ A}, V_{GS}=0$	-	-	1.1	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 8 \text{ A},$ $di/dt = 100 \text{ A}/\mu\text{s},$ $V_{DD}=80 \text{ V}, T_j=150 \text{ }^\circ\text{C}$	-	53		ns
$Q_{rr}$	Reverse recovery charge		-	67		nC
$I_{RRM}$	Reverse recovery current		-	2.5		A

1. Pulsed: pulse duration=300  $\mu\text{s}$ , duty cycle 1.5%

## 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area




Figure 3. Thermal impedance




Figure 4. Output characteristics




Figure 5. Transfer characteristics












Figure 6. Normalized gate threshold voltage vs. temperature

Figure 7. Normalized  $V_{(BR)DSS}$  vs. temperature


**Figure 8. Static drain-source on-resistance****Figure 9. Normalized on-resistance vs. temperature****Figure 10. Gate charge vs. gate-source voltage****Figure 11. Capacitance variations****Figure 12. Source-drain diode forward characteristics**

### 3 Test circuits


**Figure 13. Switching times test circuit for resistive load**




**Figure 14. Gate charge test circuit**




**Figure 15. Test circuit for inductive load switching and diode recovery times**




**Figure 16. Unclamped inductive load test circuit**



**Figure 17. Unclamped inductive waveform**



**Figure 18. Switching time waveform**





## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).  
ECOPACK® is an ST trademark.

**Table 8.PowerFLAT™ 3.3 x 3.3 mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	0.70	0.80	0.90
b	0.25	0.30	0.39
c	0.14	0.15	0.20
D	3.10	3.30	3.50
D1	3.05	3.15	3.25
D2	2.15	2.25	2.35
e	0.55	0.65	0.75
E	3.10	3.30	3.50
E1	2.90	3.00	3.10
E2	1.60	1.70	1.80
H	0.25	0.40	0.55
K	0.65	0.75	0.85
L	0.30	0.45	0.60
L1	0.05	0.15	0.25
L2			0.15
$\vartheta$	8°	10°	12°

**Figure 19. PowerFLAT™ 3.3 x 3.3 drawing**

**Figure 20. PowerFLAT™ 3.3 x 3.3 recommended footprint<sup>(a)</sup>**

8465286\_footprint

a. All dimensions are in millimeters

## 5 Revision history

Table 9. Document revision history

Date	Revision	Changes
31-Jul-2013	1	First release.
05-Dec-2014	2	Document status promoted from preliminary to production data. Modified title, features and description in cover page. Modified: $R_{DS(on)}$ typical and max values in first page and in <a href="#">Table 4: On/off states</a> Modified: <a href="#">Section 4: Package mechanical data</a> Added <a href="#">Section 2.1: Electrical characteristics (curves)</a> .

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics – All rights reserved