

STL110N4F7AG

Automotive-grade N-channel 40 V, 3.3 mΩ typ., 108 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max	ΙD
STL110N4F7AG	40 V	4.0 mΩ	108 A



- AEC-Q101 qualified
- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness

Applications

• Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packaging
STL110N4F7AG	110N4F7	PowerFLAT [™] 5x6	Tape and reel

Contents STL110N4F7AG

Contents

1	Electrical ratings3				
2	Electric	al characteristics	4		
	2.1	Electrical characteristics (curves)	5		
3	Test cir	cuits	7		
4	Packag	e information	8		
	4.1	PowerFLAT™ 5x6 package information	8		
	4.2	PowerFLAT™ 5x6 packing information	11		
5	Revisio	n history	13		

STL110N4F7AG Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{DS}	Drain-source voltage	40	V	
V_{GS}	Gate-source voltage	±20	V	
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	108	Α	
I _D ⁽¹⁾	Drain current (continuous) at $T_C = 100 ^{\circ}\text{C}$ 69			
I _{DM} ⁽²⁾	Drain current (pulsed)	432	Α	
P _{TOT} ⁽¹⁾	Total dissipation at T _C = 25 °C	94	W	
I _{AS}	Single pulse avalanche current (pulse width limited by maximum junction temperature)	24	А	
Eas	Single pulse avalanche energy (T _j = 25 °C, I _D = I _{AS} , V _{DD} = 25 V) 130		mJ	
T _{stg}	Storage temperature range	55 to 175	°C	
Tj	Operating junction temperature range		C	

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.6	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	31	°C/W

Notes:

 $^{^{(1)}}$ Drain current is limited by package, the current capability of the silicon is 178 A at 25 $^{\circ}$ C

⁽²⁾ Pulse width limited by safe operating area.

 $^{^{(1)}\!}When$ mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 s

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified).

Table 4: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	40			V
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 40 V			1	μΑ
I _{GSS}	Gate-body leakage current	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{V}$			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 54 A		3.3	4.0	mΩ

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	1150	ı	pF
Coss	Output capacitance	V _{DS} = 25 V. f = 1 MHz. V _{GS} = 0 V	-	420	ı	pF
Crss	Reverse transfer capacitance	VBS = 20 V, V = 1 III 12, VGS = 0 V	-	34	ı	pF
Qg	Total gate charge	$V_{DD} = 20 \text{ V}, I_D = 108 \text{ A},$	-	15	ı	nC
Qgs	Gate-source charge	V _{GS} = 0 to 10 V (see Figure 14: "Test circuit for gate charge	-	8		nC
Q _{gd}	Gate-drain charge	behavior")	-	3.2	•	nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 20 \text{ V}, I_D = 54 \text{ A}, R_G = 4.7 \Omega,$	ı	18	-	ns
t _r	Rise time	V _{GS} = 10 V (see Figure 13: "Test circuit for resistive load switching		85	-	ns
t _{d(off)}	Turn-off delay time	times"and Figure 18: "Switching	1	27	-	ns
t _f	Fall time	time waveform")	-	16	-	ns


Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 54 A, V _{GS} = 0 V	-		1.2	V
t _{rr}	Reverse recovery time	54.4 17/11 400.47	ı	36		ns
Qrr	Reverse recovery charge	I _D = 54 A, di/dt = 100 A/μs V _{DD} = 32 V (see Figure 15: "Test circuit for inductive load switching	ı	34		nC
I _{RRM}	Reverse recovery current	and diode recovery times")	-	1.8		Α

Notes:

 $^{^{(1)}\}text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%

2.1 Electrical characteristics (curves)






Figure 4: Output characteristics

GADG2112201613500CH

100

80


V_{GS} = 8 to 10 V


V_{GS} = 6 V

V_{GS} = 5 V

0

1 2 3 4 5 6 V_{DS} (V)









Figure 8: Capacitance variations


C
(pF)


f = 1 MHz

C
(pS)

C







STL110N4F7AG Test circuits

3 Test circuits

Figure 13: Test circuit for resistive load switching times


Figure 14: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF D.U.T.


2200 V_G 47 kΩ 0 V_G

AM01489v1

Figure 15: Test circuit for inductive load switching and diode recovery times







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 PowerFLAT™ 5x6 package information

Figure 19: PowerFLAT™ 5x6 WF type C package outline





Table 8: PowerFLAT™ 5x6 WF type C mechanical data

		mm	
Dim.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.10
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
Е	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
K	1.05		1.35
L	0.90	1.00	1.10
L1	0.175	0.275	0.375
θ	0°		12°





STL110N4F7AG Package information

4.2 PowerFLAT™ 5x6 packing information

Figure 21: PowerFLAT™ 5x6 WF tape (dimensions are in mm)





Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape






Figure 23: PowerFLAT™ 5x6 reel (dimensions are in mm)

STL110N4F7AG Revision history

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
04-Jan-2017	1	First release
11-Jan-2017	2	Updated information on cover page.
03-Oct-2017	3	Updated title and features in cover page. Updated Figure 2: "Safe operating area" and Figure 3: "Thermal impedance". Updated Section 4: "Package information". Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved