

# STD60NF55LA

N-channel 55V - 0.012Ω - 60A - DPAK STripFET™ II Power MOSFET

#### **General features**

Туре	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STD60NF55LA	55V	<0.015Ω	60A


■ Low threshold drive

#### **Description**


This Power MOSFET is the latest development of STMicroelectronics unique "single feature size<sup>TM</sup>" strip-based process. The resulting transistor shows extremely high packing density for low onresistance, rugged avalance characteristics and less critical alignment steps therefore a remarkable manufacturing reproducibility.

#### **Applications**

■ Switching application



#### Internal schematic diagram



#### **Order codes**

Part number	umber Marking Package		Packaging	
STD60NF55LAT4	D60NF55LA	DPAK	Tape & reel	

Contents STD60NF55LA

# **Contents**

1	Electrical ratings	3
2	Electrical characteristics	
_	2.1 Electrical characteristics (curves)	
3	Test circuit	
4	Package mechanical data	. 10
5	Packing mechanical data	. 12
6	Revision history	. 13

STD60NF55LA Electrical ratings

# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	55	V
V <sub>GS</sub>	Gate- source voltage	± 15	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25°C	60	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100°C	42	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	240	Α
P <sub>tot</sub>	Total dissipation at T <sub>C</sub> = 25°C	110	W
	Derating Factor	0.73	W/°C
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	16	V/ns
E <sub>AS</sub> (3)	Single pulse avalanche energy	400	mJ
T <sub>stg</sub>	Storage temperature	-55 to 175 °C	
T <sub>j</sub>	Max. operating junction temperature	-55 to 175	

<sup>1.</sup> Pulse width limited by safe operating area.

Table 2. Thermal data

Rthj-case	Thermal resistance junction-case max	1.36	°C/W
Rthj-amb	Thermal resistance junction-to ambient max	100	°C/W

5/

<sup>2.</sup>  $I_{SD} \leq 40A$ , di/dt  $\leq 350A/\mu s$ ,  $V_{DD} \leq V(BR)DSS$ ,  $Tj \leq T_{JMAX}$ .

<sup>3.</sup> Starting  $T_j = 25$  °C,  $I_D = 17.5$ A,  $V_{DD} = 24$ V

Electrical characteristics STD60NF55LA

# 2 Electrical characteristics

(T<sub>CASE</sub>=25°C unless otherwise specified)

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_D = 250 \mu A, V_{GS} = 0$	55			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	$V_{DS}$ = Max rating $V_{DS}$ = Max rating, @ 125°C			1 10	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 15V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1		2	V
R <sub>DS(on)</sub>	Static drain-source on resistance	$V_{GS} = 10V, I_D = 30A$ $V_{GS} = 5V, I_D = 30A$		0.012 0.014	0.015 0.017	Ω Ω
I <sub>D(on)</sub>	On state drain current	V <sub>GS</sub> = 3.5V, V <sub>DS</sub> ≥12V -55°C < Tj < 150°C	35			Α

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 <sub>fs</sub> (1)	Forward transconductance	V <sub>DS</sub> = 10V, I <sub>D</sub> = 30A		35		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25V$ , $f = 1MHz$ , $V_{GS} = 0$		1950 390 130		pF pF pF
$\begin{array}{c} t_{\text{d(on)}} \\ t_{\text{r}} \\ t_{\text{d(off)}} \\ t_{\text{f}} \end{array}$	Turn-on delay time Rise time Turn-off delay time Fall time	$V_{DD}$ = 25V, $I_D$ = 30A $R_G$ = 4.7 $\Omega$ $V_{GS}$ = 4.5V (see <i>Figure 13</i> )		30 180 80 35		ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 40V$ , $I_D = 60A$ , $V_{GS} = 5V$ , $R_G = 4.7\Omega$ (see Figure 14)		40 10 20	56	nC nC nC

<sup>1.</sup> Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.

Table 5. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current Source-drain current (pulsed)				60 240	A A
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 60A, V <sub>GS</sub> = 0			1.3	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 40A$ , di/dt = 100A/ $\mu$ s, $V_{DD} = 25V$ , $T_{j} = 150$ °C (see <i>Figure 15</i> )		65 130 4		ns nC A

<sup>1.</sup> Pulse width limited by safe operating area.

<sup>2.</sup> Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5 %

Electrical characteristics STD60NF55LA

#### 2.1 Electrical characteristics (curves)

Figure 1. Safe operating area

Figure 2. Thermal impedance




Figure 3. Output characterisics

Figure 4. Transfer characteristics





Figure 5. Transconductance

Figure 6. Static drain-source on resistance



6/14

Figure 7. Gate charge vs gate-source voltage Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage Figure 10. Normalized on resistance vs vs temperature temperature






Figure 11. Source-drain diode forward characteristics



**577** 

Electrical characteristics STD60NF55LA

Figure 12. Allowable I<sub>AV</sub> vs time in avalanche



The previous curve gives the safe operating area for unclamped inductive loads, single pulse or repetitive, under the following conditions:

$$P_{D(AVE)} = 0.5^* (1.3^* BV_{DSS}^* I_{AV})$$

$$E_{AS(AR)} = P_{D(AVE)}^* t_{AV}$$

Where:

I<sub>AV</sub> is the allowable current in avalanche,

 $P_{D(AVE)}$  is the average power dissipation in avalanche (single pulse)

t<sub>AV</sub> is the time in avalanche.

To derate above 25°C, at fixed  $I_{\text{AV}}$ , the following equation must be applied:

$$I_{AV} = 2*(T_{jmax}-T_{CASE}) / (1.3*BV_{DSS}*Z_{th})$$

Where:

 $Z_{th}$ = K\*R $_{th}$  is the value coming from normalized thermal response at fixed pulse width equal to  $T_{AV}$ 

STD60NF55LA Test circuit

### 3 Test circuit

Figure 13. Switching times test circuit for resistive load

Figure 14. Gate charge test circuit




Figure 15. Test circuit for inductive load switching and diode recovery times

Figure 16. Unclamped Inductive load test circuit





Figure 17. Unclamped inductive waveform

Figure 18. Switching time waveform




577

# 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: <a href="https://www.st.com">www.st.com</a>

#### **DPAK MECHANICAL DATA**


DIM	DIM.		mm.		inch	
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
А	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
В	0.64		0.9	0.025		0.035
b4	5.2		5.4	0.204		0.212
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
D1		5.1			0.200	
E	6.4		6.6	0.252		0.260
E1		4.7			0.185	
е		2.28			0.090	
e1	4.4		4.6	0.173		0.181
Н	9.35		10.1	0.368		0.397
L	1			0.039		
(L1)		2.8			0.110	
L2		0.8			0.031	
L4	0.6		1	0.023		0.039
R		0.2			0.008	
V2	0°		8°	0°		8°




5/

### 5 Packing mechanical data

#### **DPAK FOOTPRINT**



#### TAPE AND REEL SHIPMENT



STD60NF55LA Revision history

# 6 Revision history

Table 6. Revision history

Date	Revision	Changes
11-May-2005	1	First release
25-Sep-2006	2	New template

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

577