

STD45NF75

N-CHANNEL 75V - 0.018 Ω -40A DPAK STripFET™ II POWER MOSFET

TYPE	V _{DSS}	R _{DS(on)}	I _D
STD45NF75	75 V	<0.024 Ω	40 A(**)


- TYPICAL $R_{DS}(on) = 0.018 \Omega$
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- SURFACE-MOUNTING DPAK (TO-252) POWER PACKAGE IN TAPE & REEL (SUFFIX "T4")

DESCRIPTION


This Power MOSFET is the latest development of STMicroelectronis unique "Single Feature Size™" strip-based process. The resulting transistor shows extremely high packing density for low onresistance, rugged avalanche characteristics and less critical alignment steps therefore a remarkable manufacturing reproducibility.

APPLICATIONS

■ HIGH CURRENT, SWITCHING **APPLICATIONS**



INTERNAL SCHEMATIC DIAGRAM



Ordering Information

SALES TYPE	MARKING	PACKAGE	PACKAGING
STD45NF75T4	D45NF75	DPAK	TAPE & REEL

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	75	V
V_{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	75	V
V _{GS}	Gate- source Voltage	± 20	V
I _D (**)	Drain Current (continuous) at T _C = 25°C	40	А
I _D	Drain Current (continuous) at T _C = 100°C	30	А
I _{DM} (●)	Drain Current (pulsed)	160	А
P _{tot}	Total Dissipation at T _C = 25°C	100	W
	Derating Factor	0.67	W/°C
dv/dt (1)	Peak Diode Recovery voltage slope	20	V/ns
E _{AS} (2)	Single Pulse Avalanche Energy	500	mJ
T _{stg}	Storage Temperature	-55 to 175	°C
Tj	Operating Junction Temperature	-33 to 173	

^(•) Pulse width limited by safe operating area.

(1) $I_{SD} \le 40A$, di/dt $\le 800A/\mu s$, $V_{DD} \le V_{(BR)DSS}$, $T_j \le T_{JMAX}$ (2) Starting $T_j = 25$ °C, $I_D = 20$ A, $V_{DD} = 40V$

April 2004 1/12

^(**) Current Limited by Package

STD45NF75

THERMAL DATA

Rthj-case	Thermal Resistance Junction-case	Max	1.5	°C/W
Rthj-pcb	Thermal Resistance Junction-pcb	Max	see curve on page 6	°C/W
T _I	Maximum Lead Temperature For Soldering Purpose (for 10 sec. 1.6 mm from case)		275	°C

ELECTRICAL CHARACTERISTICS (T_{case} = 25 °C unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 250 \ \mu A$ $V_{GS} = 0$	75			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V_{DS} = Max Rating V_{DS} = Max Rating T_{C} = 125°C			1 10	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 20 V			±100	nA

ON (*)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$	$I_D = 250 \mu A$	2		4	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10 V	I _D = 20 A		0.018	0.024	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (*)	Forward Transconductance	$V_{DS} = 25 \text{ V}$ $I_{D} = 20 \text{ A}$		50		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25V$, $f = 1 MHz$, $V_{GS} = 0$		1760 360 140		pF pF pF

2/12

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
^t d(on) t _r	Turn-on Delay Time Rise Time	$\begin{split} V_{DD} &= 37 \text{ V} & I_D = 20 \text{ A} \\ R_G &= 4.7 \Omega & V_{GS} = 10 \text{ V} \\ \text{(Resistive Load, Figure 3)} \end{split}$		15 40		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V_{DD} =60 V I_{D} =40A V_{GS} = 10V (see test circuit, Figure 4)		60 13 23	80	nC nC nC

SWITCHING OFF


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(off)}	Turn-off Delay Time Fall Time	$\begin{array}{ccc} V_{DD} = 37 \text{ V} & I_D = 20 \text{ A} \\ R_G = 4.7 \Omega, & V_{GS} = 10 \text{ V} \\ \text{(Resistive Load, Figure 3)} \end{array}$		55 12		ns ns

SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (•)	Source-drain Current Source-drain Current (pulsed)				40 160	A A
V _{SD} (*)	Forward On Voltage	I _{SD} = 40 A V _{GS} = 0			1.5	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 40 \text{ A}$ di/dt = 100A $V_{DD} = 30 \text{ V}$ $T_j = 150^{\circ}\text{C}$ (see test circuit, Figure 5)	us	120 410 7.5		ns nC A

^(*)Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
(•)Pulse width limited by safe operating area.


Safe Operating Area




Thermal Impedance




Output Characteristics




Transconductance




Gate Charge vs Gate-source Voltage




Transfer Characteristics




Static Drain-source On Resistance




Capacitance Variations




Normalized Gate Threshold Voltage vs Temperature




Source-drain Diode Forward Characteristics




Power Derating vs Tc




Normalized on Resistance vs Temperature




Normalized Breakdown Voltage vs Temperature.




Max Id Current vs Tc.




Thermal Resistance Rthj-a vs PCB Copper Area



Max Power Dissipation vs PCB Copper Area



Allowable lav vs. Time in Avalanche



The previous curve gives the safe operating area for unclamped inductive loads, single pulse or repetitive, under the following conditions:

$$P_{D(AVE)} = 0.5 * (1.3 * BV_{DSS} * I_{AV})$$

 $E_{AS(AR)} = P_{D(AVE)} * t_{AV}$

Where:

I_{AV} is the Allowable Current in Avalanche

P_{D(AVE)} is the Average Power Dissipation in Avalanche (Single Pulse)

t_{AV} is the Time in Avalanche

To derate above 25 °C, at fixed I_{AV}, the following equation must be applied:

$$I_{AV} = 2 * (T_{jmax} - T_{CASE}) / (1.3 * BV_{DSS} * Z_{th})$$

Where:

 $Z_{th} = K * R_{th}$ is the value coming from Normalized Thermal Response at fixed pulse width equal to T_{AV} .

SPICE THERMAL MODEL

Parameter	Node	Value
CTHERM1	7 - 6	6 * 10 ⁻⁴
CTHERM2	6 - 5	8 * 10 ⁻³
CTHERM3	5 - 4	2 * 10-2
CTHERM4	4 - 3	6 * 10 ⁻²
CTHERM5	3 - 2	9.65 * 10-2
CTHERM6	2 - 1	6 * 10 ⁻¹
RTHERM1	7 - 6	0.045
RTHERM2	6 - 5	0.105
RTHERM3	5 - 4	0.150
RTHERM4	4 - 3	0.225
RTHERM5	3 - 2	0.375
RTHERM6	2 - 1	0.600




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 4: Gate Charge Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3.1: Switching Time Waveform





Fig. 4.1: Gate Charge Test Waveform



8/12

Fig. 5: Diode Switching Test Circuit






Fig. 5.1: Diode Recovery Times Waveform



TO-252 (DPAK) MECHANICAL DATA

DIM.		mm		inch		
Divi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
В	0.64		0.9	0.025		0.035
B2	5.2		5.4	0.204		0.212
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
Е	6.4		6.6	0.252		0.260
G	4.4		4.6	0.173		0.181
Н	9.35		10.1	0.368		0.397
L2		0.8			0.031	
L4	0.6		1	0.023		0.039




10/12


DPAK FOOTPRINT

6.7 1.8 3.0 1.6 2.3 1.6 All dimensions are in millimeters

TUBE SHIPMENT (no suffix)*




TAPE AND REEL SHIPMENT (suffix "T4")*




REEL MECHANICAL DATA

DIM.	mm		inch	
	MIN.	MAX.	MIN.	MAX.
Α		330		12.992
В	1.5		0.059	
С	12.8	13.2	0.504	0.520
D	20.2		0.795	
G	16.4	18.4	0.645	0.724
N	50		1.968	
Т		22.4		0.881

DIM.	mm		inch	
	MIN.	MAX.	MIN.	MAX.
A0	6.8	7	0.267	0.275
B0	10.4	10.6	0.409	0.417
B1		12.1		0.476
D	1.5	1.6	0.059	0.063
D1	1.5		0.059	
E	1.65	1.85	0.065	0.073
F	7.4	7.6	0.291	0.299
K0	2.55	2.75	0.100	0.108
P0	3.9	4.1	0.153	0.161
P1	7.9	8.1	0.311	0.319
P2	1.9	2.1	0.075	0.082
R	40		1.574	
W	15.7	16.3	0.618	0.641





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners.

© 2004 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco -Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

www.st.com