


**STD25NF10****N-CHANNEL 100V - 0.033Ω - 25A DPAK
LOW GATE CHARGE STrixFET™ POWER MOSFET**

TYPE	V _{DSS}	R _{D(on)}	I _D
STD25NF10	100 V	< 0.038 Ω	25 A

- TYPICAL R_{D(on)} = 0.033Ω
- EXCEPTIONAL dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- APPLICATION ORIENTED CHARACTERIZATION




DPAK

DESCRIPTION

This Power Mosfet series realized with STMicroelectronics unique STrixFET process has specifically been designed to minimize input capacitance and gate charge. It is therefore suitable as primary switch in advanced high-efficiency isolated DC-DC converters for Telecom and Computer application. It is also intended for any application with low gate charge requirements.

APPLICATIONS

- HIGH-EFFICIENCY DC-DC CONVERTERS
- UPS AND MOTOR CONTROL

INTERNAL SCHEMATIC DIAGRAM**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	100	V
V _{DGR}	Drain-gate Voltage (R _{GS} = 20 kΩ)	100	V
V _{GS}	Gate- source Voltage	± 20	V
I _D (*)	Drain Current (continuos) at T _C = 25°C	25	A
I _D	Drain Current (continuos) at T _C = 100°C	21	A
I _{DM} (•)	Drain Current (pulsed)	100	A
P _{TOT}	Total Dissipation at T _C = 25°C	100	W
	Derating Factor	0.67	W/°C
dv/dt (1)	Peak Diode Recovery voltage slope	13	V/ns
E _{AS} (2)	Single Pulse Avalanche Energy	480	mJ
T _{stg}	Storage Temperature	-55 to 175	°C
T _j	Operating Junction Temperature		

(●) Pulse width limited by safe operating area

(*) Current Limited by Package

(1) I_{SD} ≤ 35A, di/dt ≤ 300A/μs, V_{DD} ≤ V_{(BR)DSS}, T_j ≤ T_{JMAX}.(2) Starting T_j = 25°C, I_D = 12.5A, V_{DD} = 50V

STD25NF10

THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	1.5	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	100	°C/W
T _L	Maximum Lead Temperature For Soldering Purpose	300	°C

ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0	100			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V _{DS} = Max Rating V _{DS} = Max Rating, T _C = 125 °C			1 10	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ±20V			±100	nA

ON (1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	2	3	4	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 12.5 A		0.033	0.038	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} = 15 V, I _D = 12.5 A		20		S
C _{iss}	Input Capacitance	V _{DS} = 25V, f = 1 MHz, V _{GS} = 0		1550		pF
C _{oss}	Output Capacitance			220		pF
C _{rss}	Reverse Transfer Capacitance			95		pF

ELECTRICAL CHARACTERISTICS (CONTINUED)**SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 50V, I_D = 12.5 A$ $R_G = 4.7\Omega, V_{GS} = 10V$ (see test circuit, Figure 3)		17		ns
t_r	Rise Time			60		ns
Q_g	Total Gate Charge	$V_{DD} = 80V, I_D = 25A, V_{GS} = 10V$		55		nC
Q_{gs}	Gate-Source Charge			12		nC
Q_{gd}	Gate-Drain Charge			20		nC

SWITCHING OFF



Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(off)}$	Turn-off-Delay Time	$V_{DD} = 50V, I_D = 12.5 A$, $R_G = 4.7\Omega, V_{GS} = 10V$ (see test circuit, Figure 3)		60		ns
t_f	Fall Time			15		ns

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain Current				25	A
$I_{SDM}(1)$	Source-drain Current (pulsed)				100	A
$V_{SD}(2)$	Forward On Voltage	$I_{SD} = 25 A, V_{GS} = 0$			1.5	V
t_{rr} Q_{rr} I_{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 25 A, dI/dt = 100A/\mu s$, $V_{DD} = 50V, T_j = 150^\circ C$ (see test circuit, Figure 5)		160		ns nC A


Note: 1. Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %.

2. Pulse width limited by safe operating area.


Safe Operating Area**Thermal Impedance**

STD25NF10


Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance






Gate Charge vs Gate-source Voltage



Capacitance Variations



Normalized Gate Threshold Voltage vs Temp.**Normalized On Resistance vs Temperature****Source-drain Diode Forward Characteristics**

STD25NF10

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 4: Gate Charge test Circuit









Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times



TO-252 (DPAK) MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	2.20		2.40	0.087		0.094
A1	0.90		1.10	0.035		0.043
A2	0.03		0.23	0.001		0.009
B	0.64		0.90	0.025		0.035
B2	5.20		5.40	0.204		0.213
C	0.45		0.60	0.018		0.024
C2	0.48		0.60	0.019		0.024
D	6.00		6.20	0.236		0.244
E	6.40		6.60	0.252		0.260
G	4.40		4.60	0.173		0.181
H	9.35		10.10	0.368		0.398
L2		0.8			0.031	
L4	0.60		1.00	0.024		0.039
V2	0°		8°	0°		0°



DPAK FOOTPRINT**TUBE SHIPMENT (no suffix)*****TAPE AND REEL SHIPMENT (suffix "T4")***

* on sales type

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© <http://www.st.com>