

# STBC02

# Li-Ion linear battery charger with LDO, load switches and reset generator

Datasheet - production data



### Features

- Charges single-cell Li-lon batteries with CC/CV algorithm and charge termination
- Fast charge current up to 450 mA
- Pre-charge current from 1 mA to 450 mA
- Adjustable floating voltage up to 4.45 V
- Integrated low quiescent LDO regulator
- Automatic power path management
- Auto-recharge function
- Embedded protection circuit module (PCM) featuring battery overcharge, battery overdischarge and battery overcurrent protections
- Charging timeout to terminate the charging process for safety reasons
- Shipping mode feature allows battery low leakage when over-discharged
- Very low battery leakage in over-discharge and shutdown mode
- Charge/fault status output
- Battery voltage pin to allow external gauging
- Two 3 Ω SPDT load switches
- Reset generator triggered by USB detection
- SWIRE allows the STBC02 functions to be controlled
- Available in Flip Chip 30, 400 um pitch package
- Rugged ±4 kV HBM, ESD protection on the most critical pins

## Applications

- Smart watches and wearable devices
- Fitness and medical accessories
- Li-Ion and other Li-Poly battery rechargeable equipment

## Description

The STBC02 is a highly integrated power management, embedding a linear battery charger, a 150 mA LDO, 2 SPDT load switches, a smart reset/watchdog block and a protection circuit module (PCM) to prevent the battery from being damaged under fault conditions.

The STBC02 uses a CC/CV algorithm to charge the battery; the fast charge and the pre-charge current can be both independently programmed using dedicated resistors. The termination current is set by default, being 5% of the programmed fast charge current, but it can also be fixed to different values. Likewise, the battery floating voltage value is programmable and can be set to a value up to 4.45 V.

The STBC02 also features a charger enable input to stop the charging process anytime.

The STBC02 is automatically powered off from the connected battery when the IN pin is not connected to a valid power source (battery mode).

A battery under/overtemperature condition can be detected by using an external circuitry (NTC thermistor).

The STBC02 draws less than 10 nA from the connected battery in shipping mode conditions, so to maximize the battery life during end product shelf life. The device is available in the Flip Chip 30 package.

December 2016

#### DocID029261 Rev 2

This is information on a product in full production.

### Contents

Con	tents							
1	Applicati	on schematic	6					
2	Pin configuration (top through view)8							
3	Maximum ratings							
4	Electrical characteristics							
5	Typical performance characteristics							
6		Functional pin description						
	6.1	GND, AGND						
	6.2	NTC						
	6.3	ISET and IPRE	19					
	6.4	BATMS	19					
	6.5	BATSNS, BATSNSFV	20					
	6.6	BAT	20					
	6.7	IN	20					
	6.8	SYS	20					
	6.9	LDO	21					
	6.10	WAKE-UP	21					
	6.11	CHG	21					
	6.12	CEN	22					
	6.13	RESET_NOW (RESET_CLEAR), nRESET, RST_PENDING.	22					
		6.13.1 Smart reset section control pins						
		6.13.2 Watchdog section control pins						
	6.14	SW1_OA, SW1_OB, SW1_I, SW2_OA, SW2_OB, SW2_I						
_	6.15	SW_SEL						
7		ngram						
8	Operation	n description	28					
	8.1	Power-on	28					
	8.2	Battery charger						
	8.3	Battery temperature monitoring						
	8.4	Battery overcharge protection						
	8.5	Battery over-discharge protection						
	8.6	Battery discharge overcurrent protection						
	8.7	Battery fault protection						
2/39		DocID029261 Rev 2	57					

	8.8	Floating voltage adjustment	
	8.9	Input overcurrent protection	
	8.10	SYS short-circuit protection, LDO current limitation	
	8.11	IN overvoltage protection	33
	8.12	Shutdown mode	33
	8.13	Watchdog function	
	8.14	Thermal shutdown	33
	8.15	Reverse current protection	34
9	Package	e information	35
	9.1	Flip Chip30 (2.59x2.25 mm) package information	35
10	Ordering	g information	
11	-	n history	



# List of tables

Table 1: Typical bill of material (BOM)	7
Table 2: Pin description	8
Table 3: Absolute maximum ratings	10
Table 4: Thermal data	10
Table 5: Electrical characteristics	11
Table 6: Charging current setting	19
Table 7: SYS voltage source	20
Table 8: CHG pin state	21
Table 9: SWIRE programming	24
Table 10: IFAST and IEND	
Table 11: Flip Chip 30 (2.59x2.25 mm) package mechanical data	36
Table 12: Ordering information	
Table 13: Document revision history	



# List of figures

Figure 1: STBC02 application schematic	6
Figure 2: Pin configuration top through view	8
Figure 3: Battery mode 3 V LDO load transient response	15
Figure 4: Thermal management	
Figure 5: VIN mode, overvoltage protection	
Figure 6: Pre-charge to fast charge mode transition threshold	
Figure 7: Pre-charge to fast charge mode transition deglitch	
Figure 8: Pre-charge to fast charge mode to no charge mode transition	
Figure 9: Wake-up pin operation	
Figure 10: VIN plug, charging initialization	
Figure 11: Wake-up operation, VSYS and LDO rise overview	
Figure 12: Wake-up operation, VSYS and LDO rise detail	
Figure 13: VIN plug, charging initialization battery mode to VIN mode transition	
Figure 14: Shutdown mode entry and exit	
Figure 15: VBAT to VSYS drop and VSYS to VLDO drop (10 mA)	
Figure 16: VBAT to VSYS drop and VSYS to VLDO drop (100 mA)	
Figure 17: CEN operation	
Figure 18: CEN operation, VIN plug/unplug	
Figure 19: Smart reset timing diagram	
Figure 20: Watchdog timing diagram	
Figure 21: Single wire programming (SW_SEL INPUT)	
Figure 22: Start and stop timing bit range	
Figure 23: STBC02 block diagram	
Figure 24: Charging flowchart	
Figure 25: End-of-charge flowchart	
Figure 26: CC/CV charging profile (not in scale)	
Figure 27: Flip Chip 30 (2.59x2.25 mm) package outline	
Figure 28: Flip Chip 30 (2.59x2.25 mm) recommended footprint	36



### 1

# Application schematic



Figure 1: STBC02 application schematic



### Application schematic

	Table 1: Typical bill of material (BOM)						
Symbol	Value	Description	Note				
CIN	10 µF (16 V)	Input supply voltage capacitor	Ceramic type				
Csys	1 µF (10 V)	System output capacitor	Ceramic type				
RISET	Refer to ISET	DISET Charge current programming resistor Film type					
RIPRE	Refer to IPRE	Pre-charge current programming resistor	Film type				
Сват	4.7 µF (6.3 V)	Battery positive terminal capacitor	Ceramic type				
Rfloat	BATSNSFV Floating voltage programming resistor Film typ		Film type				
Rpup	10-100 kΩ	nRESET pull-up resistor <sup>(1)</sup>	Film type				
Rchg	10 kΩ	Charging/fault pull-up resistor <sup>(2)</sup> Film typ					
CLDO 1.0 µF (10 V) LDO output capacitor Ceramic ty		Ceramic type					

#### Notes:

 ${}^{(1)}\mathsf{R}_{\mathsf{PUP}}$  is tied to LDO pin or to a higher voltage.

<sup>(2)</sup>R<sub>CHG</sub> must be calculated according to the external LED electrical characteristics.



#### Pin configuration (top through view) 2

A1	A2	A3	A4	A5
RESET_NOW	BATSNSFV	GND	ISET	BAT
B1	B2	B3	B4	B5
CEN	RST_PENDING	BATSNS	AGND	BAT
C1	C2	C3	C4	C5
SW_SEL	NRESET	NC	BATMS	SYS
D1	D2	D3	D4	D5
NTC	WAKE_UP	NC	IPRE	SYS
E1	E2	E3	E4	E5
CHG	SW_I	SW1_OB	SW1_OA	IN
F1	F2	F3	F4	F5
SW2_OB	SW2_OA	SW1_I	LDO	IN

### Figure 2: Pin configuration top through view

Table 2: Pin description						
Bump		Bump name	Description			
	IN	E5-F5	Input supply voltage. Bypass this pin to ground with a 10 $\mu\text{F}$ capacitor			
	BAT	A5-B5	Battery positive termina 4.7 µF ceramic capacito	I. Bypass this pin to GND with a or		
Power	SYS	C5-D5	System output. Bypass ceramic capacitor	this pin to ground with 1 $\mu F$		
Fower	LDO	F4	LDO output. Bypass this ceramic capacitor	s pin to ground with 1 μF		
	NTC	D1	Battery temperature monitor pin			
	AGND	B4	Analog ground	Connect together with the		
	GND	A3	GROUND	same ground layer		
Dreamanian	ISET	A4	Fast charge current programming resistor			
Programming	IPRE	D4	Pre-charge current programming resistor			
	BATMS	C4	Battery voltage measurement pin			
Sensing	BATSNS	В3	Battery voltage sensing. Connect as close as possible to the battery positive terminal			
	BATSNSFV	A2	Floating voltage sensing. Connect as close as possible to the battery positive terminal			
	CEN	B1	Charger enable pin. Active high. 500 kΩ internal pull-u (to LDO)			
Digital I/Oc	CHG	E1	Charging/fault flag. Activ	ve low (open drain output)		
Digital I/Os	WAKE-UP	D2	Shipping mode exit inpu pull-down	ıt pin. Active high. 50 kΩ internal		
	SW_SEL	C1	Load switch selection in	put (refer to LDO level)		

#### .... \_

DocID029261 Rev 2



#### STBC02

# Pin configuration (top through view)

Bump		Bump name	Description		
	nRESET	C2	Smart reset output signal (open drain output). A pull-up resistor (10 – 100 k $\Omega$ ) is connected to LDO pin or to a higher voltage		
Digital I/Os	RST_PENDING	B2	Reset output signal (tote	em pole output)	
	RESET_NOW	A1	Smart reset input signal RESET_CLEAR when w	(referred to LDO level); vatchdog is enabled	
	SW1_I	F3	Load switch SPDT1 input (1.8 V to 5 V range)		
	SW1_OA	E4	Load switch SPDT1 output A (enabled/disabled by SWIRE)		
Switch matrix	SW1_OB	E3	Load switch SPDT1 output B (enabled/disabled by SWIRE)	If SPDT switches are used, decoupling capacitors are recommended on input and output. Capacitor values	
Switch matrix	SW2_I	E2	Load switch SPDT2 input (1.8 V to 5 V range)	depend on application conditions and requirements. If not used, connect inputs and	
	SW2_OA	F2	Load switch SPDT2 output A (enabled/disabled by SWIRE)	outputs to GND	
	SW2_OB	F1	Load switch SPDT2 output B (enabled/disabled by SWIRE)		
	NC	C3-D3	Not connected	Leave floating	



# 3 Maximum ratings

Table 3: Absolute maximum ratings

Symbol	Parameter	Test conditions	Value	Unit
VIN	Input supply voltage pin	DC voltage	-0.3 to +16.0	V
V <sub>LDO</sub>	LDO output pin voltage	DC voltage	-0.3 to +4.0	V
Vsys	SYS pin voltage	DC voltage	-0.3 to +6.5	V
Vsw	Switch pin voltage (SW1_I, SW2_I, SW1_OA,SW1_OB, SW2_OA, SW2_OB)	DC voltage	-0.3 to +6.5	V
Vснg	CHG pin voltage	DC voltage	-0.3 to +6.5	V
V <sub>Wake-up</sub>	WAKE-UP pin voltage	DC voltage	-0.3 to +4.6	V
Voltage on logic pins (CEN, SW_SEL, RESET_NOW, nRESET, RST_PENDING)		DC voltage	-0.3 to +4.0	V
$V_{\text{ISET}}, V_{\text{IPRE}}$	Voltage on ISET, IPRE pins	DC voltage	-0.3 to +2	V
VNTC	Voltage on NTC pin	DC voltage	-0.3 to V <sub>LDO</sub>	V
Vbat, Vbatsns, Vbatsnsfv	Voltage on BAT, BATSNS and BATSNSFV pins	DC voltage	-0.3 to +5.5	V
VBATMS	Voltage on BATMS pin	DC voltage	-0.3 to V <sub>BAT</sub> +0.3	V
ESD	Human body model (IN, SYS, WAKE-UP, LDO, BAT, BATSNS, BATSNSFV)	JS-001-2012 vs. AGND PGND and GND	±4000	V
	Human body model (all the others)	JS-001-2012	±2000	V
Тамв	Operating ambient temperature		-40 to +85	°C
TJ	Maximum junction temperature		+125	°C
Tstg	Storage temperature		-65 to +150	°C



Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

### Table 4: Thermal data

Symbol	Parameter	Flip Chip 30 (2.25x2.59 mm)	Unit
R <sub>THJB</sub> <sup>(1)</sup>	Junction-to-pcb board thermal resistance	50	°C/W

#### Notes:

<sup>(1)</sup> Standard FR4 pcb board.



# 4 Electrical characteristics

 $V_{IN}=5 V$ ,  $V_{BAT}=3.6 V$ ,  $C_{LDO}=1 \mu F$ ,  $C_{BATT}=4.7 \mu F$ ,  $C_{IN}=10 \mu F$ ,  $C_{SYS}=1 \mu F$ ,  $R_{ISET}=1 k\Omega$ , SD=low, CEN=high,  $R_{IPRE}=4.7 k\Omega$ ,  $T_{A}=25 °C$ ,  $SW\_SEL=GND$  or LDO, RESET\_NOW=GND or LDO, WAKE-UP floating unless otherwise specified.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		V <sub>FLOAT</sub> set 4.2 V, I <sub>FAST</sub> < 250 mA	4.55		5.4	V
Vin	Operating input voltage	V <sub>FLOAT</sub> set 4.45 V, I <sub>FAST</sub> < 450 mA, I <sub>SYS</sub> =I <sub>LDO</sub> =0 mA	4.75		5.4 <sup>(1)</sup>	V
Vinovp	Input overvoltage protection	V <sub>IN</sub> rising	5.6	6.0	6.4	V
Vinovph	Input overvoltage protection hysteresis	V <sub>IN</sub> falling		200		mV
Vuvlo	Undervoltage lock-out	V <sub>IN</sub> falling		3.9		V
Vuvloh	Undervoltage lock-out hysteresis	V <sub>IN</sub> rising		300		mV
		Charger disabled mode (CEN = low), $I_{SYS}=I_{LDO}=0$ A		600		μA
lin	IN supply current	Charging, VHOT < VNTC < VCOLD, including RISET current		1.4		mA
Vfloat	Battery floating voltage	IBAT=1 mA, BATSNS and BATSNSFV short to battery terminal	4.179	4.2	4.221	V
	BAT pin supply current	Battery-powered mode (VIN <vuvlo), a<="" ildo="0" td=""><td></td><td>4</td><td>8</td><td>μA</td></vuvlo),>		4	8	μA
		Charge terminated		9	12	μA
I <sub>BAT</sub>		Shutdown mode (by SWIRE)		10	50	- 0
		Over-discharge mode (V <sub>BAT</sub> <v<sub>ODC, V<sub>IN</sub> <v<sub>UVLO)</v<sub></v<sub>		10	50	- nA
IFAST	Fast charge current	R <sub>ISET</sub> =430 Ω, constant- current mode I <sub>LDO</sub> + I <sub>SYS</sub> <150 mA		450	500	mA
		$R_{ISET}$ =1 k $\Omega$ , constant- current mode		200		
IPRE	Pre-charge current	R <sub>IPRE</sub> =10 kΩ, constant- current mode	R <sub>IPRE</sub> =10 kΩ, constant-			mA
VISET	ISET regulated voltage			1		V
Vipre	IPRE regulated voltage			1		V
Vpre	Pre-charge to fast charge battery voltage threshold	Charger active		3		V

Table 5:	Electrical	characteristics

#### **Electrical characteristics**

STBC02

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I		Charging in CV mode for 20 mA <i<sub>FAST</i<sub>		5		%I <sub>FAST</sub>
IEND	End-of-charge current	Charging in CV mode for IFAST<20 mA	See Table	10: "IFAST a	nd IEND'	
		V <sub>BAT</sub> rising, BATSNSFV short to battery terminal	4.245	4.275	4.305	V
Vоснg	Battery voltage overcharge threshold	V <sub>BAT</sub> rising, BATSNSFV short to battery terminal with floating voltage adjustment enabled		Vfloat <b>+75</b>		mV
		V <sub>BAT</sub> rising, external resistor between BATSNSFV and battery terminal		Vfloat <b>+75</b>		mV
Vodc	Battery voltage over- discharge threshold	V <sub>IN</sub> <v<sub>UVLO, I<sub>LDO</sub>=150 mA, BATSNSFV and BATSNS short to battery terminal</v<sub>	2.750	2.8	2.850	v
Vodcr	Battery voltage over- discharge release threshold	V <sub>UVLO</sub> <v<sub>IN<v<sub>OVP, I<sub>LDO</sub> = 150 mA, BATSNSFV and BATSNS short to battery terminal</v<sub></v<sub>	3.0			V
Vwake-up	Wake-up voltage threshold	V <sub>BAT</sub> >3 V rising, I <sub>LDO</sub> =150 mA	VBAT			V
R <sub>ON-IS</sub>	Input to SYS on- resistance			0.25	0.35	Ω
Ron-bs	Battery to SYS on- resistance			0.35	0.4	Ω
Ron-batms	BATSNS to BATMS on- resistance	Isinκ=500 μA	290		550	Ω
Ron-LOADSW1	Input to output load switch 1 resistance	V <sub>SW1_I</sub> =1.8 V to 5 V SW1_OA or SW1_OB test current=50 mA	2.0		3.8	Ω
Ron-loadsw2	Input to output load switch 2 resistance	V <sub>SW2_I</sub> =1.8 V to 5 V SW2_OA or SW2_OB test current=50 mA	2.0		3.4	Ω
Vol	Output low level (CHG, nRESET, RST_PENDING)	Isink=5 mA			0.4	v
Vон	Output high level (RST_PENDING)	I <sub>OH</sub> =5 mA (referred to LDO output)	LDO-200			mV
Іонz	High level open drain output current (CHG, nRESET)	V <sub>OH</sub> =5 V			1	μA
VIL	Logic low input level (CEN, SW_SEL, RESET_NOW)	All versions with LDO 3 V,			0.4	V
VIH	Logic high input level (CEN, SW_SEL, RESET_NOW)	3.1 V or 3.3 V	1.6			V
10/20		DealD020261 Day 2				

DocID029261 Rev 2



#### STBC02

**Electrical characteristics** 

SIBC02	Densmarten	Test servitteres	N/!	Electrical		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Rup	CEN pull-up resistor		375	500	625	kΩ
Vldo	LDO output voltage	ILDO=1 mA	-3	Vldo <sup>(2)</sup>	+3	%
$\Delta V_{\text{OUT-LOAD}}$	LDO static load regulation	I <sub>LDO</sub> =1 mA to 150 mA		±0.002	±0.003	%/mA
Isc	LDO short-circuit current	R <sub>LOAD</sub> =0 Ω	250	350		mA
ton	LDO turn-on time	0 to 95% V <sub>LDO</sub> , Іоит=150 mA		210		μs
Іватоср	Battery discharge overcurrent protection	$V_{IN}$ < $V_{UVLO}$ (powered from BAT), it can be set by 4 SWIRE steps		900		mA
I <sub>INLIM</sub>	Input current limitation	V <sub>SYS</sub> > VILIMSCTH; V <sub>UVLO</sub> <vin &lt; VINOVP (powered from IN)</vin 		1.7		А
VILIMSCTH	SYS voltage threshold for input current limitation short-circuit detection	Vuvlo <vin<vinovp< td=""><td></td><td>2</td><td></td><td>V</td></vin<vinovp<>		2		V
Vscsys	SYS short-circuit protection threshold	VIN <vuvlo or="" vin="">VINOVP (powered from BAT)</vuvlo>		V <sub>BAT</sub> -0.8		V
INTCB	NTC pin bias current	V <sub>NTC</sub> =0.25 V	45	50	55	μA
V <sub>HOT</sub>	Thermal hot threshold	Increasing NTC temperature	0.234	0.246	0.258	V
VCOLD	Thermal cold threshold	Decreasing NTC temperature	1.28	1.355	1.43	V
T <sub>HYST</sub>	Hot/cold temperature thresholds hysteresis	10 kΩ NTC, ß=3370		3		°C
T <sub>SD</sub>	Thermal shutdown die temperature			155		°C
Twrn	Thermal warning die temperature			135		°C
tpw-vin	Minimum input voltage connection time to exit from shutdown mode	Vbat=3.5 V, Rntc=10 kΩ		240		ms
tocd	Overcharge detection delay	Vbat> Vochg, Vuvlo <vin<vinovp< td=""><td></td><td>1.2</td><td></td><td>S</td></vin<vinovp<>		1.2		S
todd	over-discharge detection delay	V <sub>BAT</sub> <v<sub>ODC and V<sub>IN</sub><v<sub>UVLO or V<sub>IN</sub>&gt; V<sub>INOVP</sub></v<sub></v<sub>		60		ms
t <sub>DOD</sub>	Discharge overcurrent detection delay	IBAT> IBATOCP, VIN <vuvlo of<br="">VIN&gt; VINOVP</vuvlo>		10		ms
tpfd	Pre-charge to fast charge transition deglitch time	Rising		100		ms
tfpd	Fast charge to pre- charge fault deglitch time			10		ms



#### **Electrical characteristics**

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>END</sub>	End-of-charge deglitch time			100		ms
t <sub>PRE</sub>	Pre-charge timeout	V <sub>BAT</sub> =2 V, charging		1800		s
<b>t</b> fast	Fast charge timeout		14000	18000	22000	s
tcrdd	Charger restart deglitch time	After end-of-charge, V <sub>BAT</sub> <3.9 V restart enabled		1200		ms
V <sub>REC</sub>	Charger restart threshold	After end-of-charge, restart enabled		3.9		V
<b>t</b> NTCD	Battery temperature transition deglitch time			100		ms
tew	CEN valid input pulse width		15			ms
tpw-wa	WAKE-UP valid input pulse width		1200			ms
tDbus-ires	Internal RESET deglitch time	From V <sub>BUS</sub> (V <sub>IN</sub> ) detection to internal RST_PENDING signal		150		ms
tDRST_P	Internal RST_P delay time	From RST_PENDING rising to RST pending GND		4000		ms
	nPESET pulso durotion	V <sub>IN</sub> mode		25		
t_nRESETP <sup>(3)</sup>	nRESET pulse duration	Battery mode		50		μs

#### Notes:

 $^{(1)}$ ) If the internal thermal temperature of the STBC02 reaches  $T_{WRN}$ , then the programmed  $I_{FAST}$  is halved until the internal temperature drops below  $T_{WRN}$  - 10 °C typically. A warning is signaled via the CHG output.

 $^{(2)}\ensuremath{\mathsf{Typical}}$  voltage depends on the selected order code.

<sup>(3)</sup>Details can be found inside smart reset section.



# **5** Typical performance characteristics







#### Typical performance characteristics

#### STBC02







#### STBC02

Typical performance characteristics





57

Typical performance characteristics

#### STBC02







# 6 Functional pin description

## 6.1 GND, AGND

The STBC02 ground pins.

### 6.2 NTC

The battery temperature monitoring pin. Connect the battery NTC thermistor to this pin. The charging cycle stops when the battery temperature is outside of the safe temperature range (0 °C to 45 °C). When the charging cycle is completed, the NTC pin goes to a high impedance state, therefore the NTC thermistor can be also used, together with an external circuitry, to monitor the battery temperature while it is discharging. If the NTC thermistor is not used, a 10 k $\Omega$  resistor must be connected to ensure proper IC operations.

## 6.3 ISET and IPRE

Fast and pre-charge current programming pins. Connect two resistors ( $R_{ISET}$ ,  $R_{IPRE}$ ) to ground to set the fast and pre-charge current ( $I_{FAST}$ ,  $I_{PRE}$ ) according to the following equation (valid for  $I_{FAST}$ ,  $I_{PRE} > 5$  mA):

### **Equation 1:**

$$I_{PRE} = \frac{V_{IPRE}}{R_{IPRE}} * K; I_{FAST} = \frac{V_{ISET}}{R_{ISET}} * K$$

Where  $V_{ISET} = V_{IPRE} = 1$  V and K = 200. Fast charge and pre-charge currents can be independently set from 1 mA to 450 mA. End-of-charge current value is typically 5% of the fast charging current value being set.

For low charging current ( $I_{FAST}$ ,  $I_{PRE} < 5$  mA), the  $R_{ISET}$  and  $R_{IPRE}$  values in following table must be used.

IFAST, IPRE	RISET, RIPRE
5 mA	40.5 k
2 mA	110 k
1 mA	260 k

 Table 6: Charging current setting

Both  $R_{\text{ISET}}$  and  $R_{\text{IPRE}}$  must be always used. Short-circuit to ground or open circuit are not allowed options.

## 6.4 BATMS

Battery voltage measurement. BATMS pin is internally shorted to the BATSNS pin during normal conditions to monitor the battery voltage using external components ( $\mu$ C and embedded ADC). The internal path from BATMS pin to the battery is opened in case any of the following conditions occur: overcurrent, battery over-discharge, shutdown mode, short-circuit on SYS or LDO. This function can be enabled / disabled by SWIRE. To minimize overall system power consumption, this function must be disabled.



### 6.5 BATSNS, BATSNSFV

Battery voltage sense pin. The BATSNS pin must be connected as close as possible to the battery positive terminal to ensure the maximum accuracy on the floating voltage and on the battery voltage protection thresholds. The BATSNSFV pin can be used to fix the V<sub>FLOAT</sub> value by connecting a proper external series resistor (to BATSNSFV. The battery floating voltage can be set up to 4.45 V according to the following equation:

#### Equation 2:

$$V float_{adj} = V float_{def} * \left(1 + \frac{R_{float}}{1M\Omega}\right) V = 4.2 * \left(1 + \frac{R_{float}}{1M\Omega}\right) V$$

Example: to set the battery floating voltage at 4.35 V, refer to the following equation.

#### **Equation 3:**

$$R_{ext} = 1M\Omega * \left(\frac{Vfloat_{adj}}{4.2V} - 1\right) = 1M\Omega * \left(\frac{4.35V}{4.2V} - 1\right) = 35.7K\Omega$$

If the BATSNSFV pin is connected to the battery positive terminal, the floating voltage is set at its 4.2 V default value.

### 6.6 BAT

External battery connection pin (positive terminal). A 4.7  $\mu F$  ceramic bypass capacitor must be connected to GND.

### 6.7 IN

5 V input supply voltage pin. The STBC02 is powered off from this pin when a valid voltage source is detected, meaning a voltage higher than  $V_{\text{UVLO}}$  and lower than  $V_{\text{INOVP}}$ . A 10  $\mu$ F ceramic bypass capacitor must be connected to GND.

### 6.8 SYS

The internal LDO input voltage and external unregulated supply pin. The maximum current deliverable through this pin depends on the following two conditions: LDO load and battery status. However, if none of the above loads sink current, the maximum SYS current budget is 450 mA, provided that the input voltage source can deliver that amount of current.

SYS voltage source can be either IN or BAT, depending on the operating conditions (refer to the following table). A ceramic bypass capacitor of 1  $\mu$ F must be connected to GND.

V <sub>IN</sub>	VBAT	SYS status	LDO status
< Vuvlo	< V <sub>ODC</sub> <sup>(1)</sup>	Not powered	Off
< Vuvlo	> Vodc	V <sub>BAT</sub> <sup>(2)</sup>	On
> < VUVLO and < VINOVP	X (don't care) <sup>(3)</sup>	VIN	On
> V <sub>INOVP</sub>	< V <sub>ODC</sub>	Not powered	Off
> VINOVP	> Vodc	V <sub>BAT</sub> <sup>(2)</sup>	On

Table	7:	SYS	voltage	source
IUNIO	•••	0.0	vonago	000100

#### Notes:

 $^{(1)}\mathsf{V}_{\mathsf{ODCR}}$  if the shutdown mode or the over-discharge protection has been previously activated.

<sup>(2)</sup>Voltage drop over internal MOSFET is not included.

<sup>(3)</sup>Battery disconnected (0 V) or fully discharged. Resistive short-circuit is not supported for safety reasons.



### 6.9 LDO

LDO output voltage pin. The regulated voltage (it can be 3 V, 3.1 V, or 3.3 V) depends on the selected STBC02 order code. The maximum current capability is anyhow 150 mA. A 1  $\mu$ F ceramic bypass capacitor must be connected to GND.

## 6.10 WAKE-UP

Wake-up input pin. To restore normal operations of the STBC02, so to exit from a shutdown condition, connect the WAKE-UP pin to the battery voltage. The STBC02 is enabled to operate in normal conditions again, only if the battery voltage is higher than V<sub>ODCR</sub> (3 V). A deglitch delay is implemented to prevent unwanted false operations. The above-described WAKE-UP pin functionality is disabled when a valid VIN voltage source is detected. The pin has an internal 50 k $\Omega$  pull-down resistor.

### 6.11 CHG

Active low, open drain charging/fault flag output pin. The CHG provides status information about VIN voltage level, battery charging status and faults by toggling at different frequencies as reported in the table below.

Device state	CHG pin state	Note
$\label{eq:VIN} \begin{array}{ c c } \hline Not \ valid \ input \ (V_{IN} < \\ V_{BAT} \ or \ V_{IN} > V_{INOVP} \\ or \ V_{IN} < V_{INUVLO} \end{array}$	High Z (high by external pull-up)	
Valid input (VIN >VINUVLO, VIN < VINOVP, VBAT < VIN and CEN Iow)	Low	
End-of-charge (EOC)	Toggling 4.1 Hz (until USB is disconnected)	In case of synchronous alarm events, the highest toggling
Charging phase (pre and fast)	Toggling 6.2 Hz	frequency has higher priority. Example: NTC warning and EOC are concurrent events.
Overcharge fault	Toggling 8.2 Hz	NTC warning, signaled by toggling CHG at 16.2 Hz is the only signal available till the battery temperature goes back
Charging timeout (pre-charge, fast charge)	Toggling 10.2 Hz	to a safe range (0 °C to 45 °C). If an EOC condition is still present then a 4.1 Hz toggling signal is present.
Battery voltage below V <sub>PRE</sub> after the fast charge starts	Toggling 12.8 Hz	
Charging thermal limitation (thermal warning)	Toggling 14.2 Hz	
Battery temperature fault (NTC warning)	Toggling 16.2 Hz	

Table	8:	CHG	pin	state
i abio	σ.	0.10	P	olulo



### 6.12 CEN

Internal CC/CV charger block enable pin. A low logic level on this pin disables the internal CC/CV charger block. Transitioning CEN from high to low and then back to high, allows the CC/CV charger block to be restarted if it was stopped due to one of the following conditions:

- Charging timeout (pre-charge, fast charge)
- Battery voltage below V<sub>PRE</sub> after the fast charge has already started
- End-of-charge

CEN has no effect if the charging cycle has been stopped by a battery overcharge condition.

If the CC/CV charger stops the charging cycle due to an out of range battery temperature, a low logic level on the CEN pin disables the CC/CV charger and resets the charging timeout timers. If CEN is set high, the CC/CV charger restarts normal operations, assuming that no fault condition is detected. CEN is internally pulled up to LDO via a 500 k $\Omega$  resistor and must be either left floating or tied to LDO when the STBC02 is powered for the first time. Should the auto-recharge function be enabled, the CC/CV charger restarts automatically charging the battery if V<sub>BAT</sub> goes below 3.9 V; a deglitch time delay has been added to prevent unwanted charging cycle restarts.

# 6.13 RESET\_NOW (RESET\_CLEAR), nRESET, RST\_PENDING

The device features reset/watchdog circuits meant to be used in conjunction with the external application processor or with other embedded devices; it provides a reset signal or a watchdog expiration information. The reset signal and the watchdog timer expiration have no impact on the STBC02 operations.

### 6.13.1 Smart reset section control pins

The smart reset circuit is active only when a valid V<sub>IN</sub> is present (V<sub>UVLO</sub> < V<sub>IN</sub> < V<sub>INOVP</sub>). The STBC02 features a 150 ms deglitch time, starting from the valid V<sub>IN</sub> detection, and it is meant to avoid false triggering due to signal bounces. After V<sub>IN</sub> is considered to be valid and the deglitch time has expired, the RST\_PENDING signal goes to a high logic level. An nRESET signal is generated automatically after a 4000 ms delay, starting from the end of the deglitch time, or anytime earlier if a RESET\_NOW signal is applied. This is a sole event and no other nRESET signal is generated as long as V<sub>IN</sub> is disconnected and reconnected again. The RST\_PENDING signal remains at a high logic level until when one of the two prior conditions is met. For more details refer to the following timing diagram.





The nRESET pull-up resistor must be connected to LDO pin or to a higher voltage.

22/39

DocID029261 Rev 2



STBC02

If not used, it is recommended both the nRESET and the RESET\_NOW pins are pulled down via a 100 k $\Omega$  resistor connected to GND.

### 6.13.2 Watchdog section control pins

The watchdog functionality can be enabled or disabled by using SWIRE commands (#27 enabled, #26 disabled).

If enabled by asserting the SWIRE command, the RESET\_CLEAR function, implemented using the RESET\_NOW pin, allows the nRESET pulses to be skipped when in a high logic level state.

It is recommended a proper RESET\_CLEAR signal is applied at least 100 µs before the next scheduled nReset transition to a low level (it occurs every 4000 ms).

Should the watchdog function be enabled at least after having detected a valid VIN plus a delay of 150 ms, an nRESET signal transitioning to a low level occurs after 4000 ms starting from the RST\_PENDING transitioning to a high level. To skip this nRESET pulse, a high level RESET\_CLEAR signal must be generated prior to (at least 100  $\mu$ s) the expiration of the 4000 ms counter triggered by the RST\_PENDING transitioning to a high level.

The watchdog function can be disabled anytime through an SWIRE command (#26) and if so, the relevant circuit block goes back to the smart reset functionality default state. For more details refer to the following timing diagram.

The watchdog function works when the STBC02 is in battery mode too.



Figure 20: Watchdog timing diagram

# 6.14 SW1\_OA, SW1\_OB, SW1\_I, SW2\_OA, SW2\_OB, SW2\_I

SPDT load switches pins. Both of SPDT load switches are controlled by an internal register, using the SWIRE interface. Each SPDT features a typical  $R_{DS(on)}$  of 3  $\Omega$ . SPDT load switches can be paralleled to reduce the series resistor as well as to increase the allowable flowing current.



## 6.15 SW\_SEL

SW\_SEL, serial SWIRE input pin. It is internally pulled down with a 500 k $\Omega$  resistor. In idle state the SW\_SEL pin must be held to ground. See table below for details.

		Table 9: SW	IRE programming
SW_SEL pulse number	Function	Status	Note
Bower on	SW1_OA, SW2_OA	ON (default)	SW1_I is connected with SW1_OA and SW2_I is connected with SW2_OA
Power-on	SW1_OB, SW2_OB	OFF (default)	SW1_OB and SW2_OB are in high impedance (Hi- Z)
1	0)4/4 0.4	to OFF	
2	SW1_OA	to ON	
3	0)4/4	to OFF	
4	SW1_OB	to ON	
5	0000	to OFF	
6	SW2_OA	to ON	
7		to OFF	
8	SW2_OB	to ON	
9	BATMS	BATMS OFF	Battery monitor switch (default value)
10	BATWS	BATMS ON	It increases battery leakage due to external resistor divider RDIV1, RDIV2
11		I <sub>END</sub> OFF	It disables EOC (end-of-charge signal). Charger continues working even if I <sub>END</sub> is reached
12	Iend	I <sub>END</sub> 5% I <sub>FAST</sub> (default)	IEND stops the charger phase (default)
13		I <sub>END</sub> 2.5% Ifast	I <sub>END</sub> stops the charger phase
14		900 mA	Overcurrent protection (battery discharge). Default value
15	IBAT OCP	450 mA	
16		250 mA	
17		100 mA	
18		OFF	Default value
19		+50 mV	V <sub>FLOAT</sub> increases 50 mV (whatever the programmed value is)
20	V <sub>FLOAT</sub> adjustment	+100 mV	V <sub>FLOAT</sub> increases 100 mV (whatever the programmed value is)
21		+150 mV	V <sub>FLOAT</sub> increases 150 mV (whatever the programmed value is)
22		+200 mV	V <sub>FLOAT</sub> increases 200 mV (whatever the programmed value is)

Table 9: SWIRE programming
----------------------------

DocID029261 Rev 2



Functional pin description

SW_SEL pulse number	Function	Status	Note
23	Shipping mode	ON	Forces the device in shutdown (low power mode)
24		OFF	Default value
25	Auto-recharge	ON	Charger restart. After end-of-charge if battery voltage crosses V <sub>REC</sub> and t <sub>CRDD</sub> expires, another charging cycle starts automatically
26		OFF	Smart reset (default)
27	Watchdog	ON	Watchdog enabled. RESET_NOW becomes RESET_CLEAR which allows recurring nRESET pulses to be skipped
28	lever and leve	OFF	I <sub>PRE</sub> and I <sub>FAST</sub> current as programmed by R <sub>PRE</sub> and R <sub>SET</sub> resistors (default)
29	I <sub>FAST</sub> and I <sub>PRE</sub> always 50%	ON	Forces IFAST and IPRE currents to be 50% of the initial programmed value. In case of thermal warning, the internal logic temporarily forces this bit "ON"

### Figure 21: Single wire programming (SW\_SEL INPUT)

SW1_OA OFF_tstart1thstop
SW1_OA ON _tstart 1 _ 2thstop
SW1_OB OFF_tstart1_2_3_thstop
SW1_OB ON _tstart 1 2 3 4 thstop
SW2_OA OFF_tstart12345thstop
SW2_OA ON _tstart123456thstop
SW2_OB OFF_tstart1234567thstop
SW2_OB ON _tstart12345678thstop
BAT_MS OFF_tstart1239thstop
BAT_MS ON_tstart123910thstop
IEND OFF_tstart12311thstop
IEND 5% IFAST_tstart1231112thstop
IEND 2.5% IFAST_tstart123111213thstop
IBATOCP 900mA _tstart 1 2 314 _thstop
IBATOCP 450mA _tstart 1 2 314 _15thstop
IBATOCP 250mA _tstart 1 2 314 _15 _16thstop
IBATOCP 100mA _tstart 1 2 314 15 16 17 thstop
VFLOAT aging OFF_tstart_1_2_318thstop
VFLAOT +50mV _tstart 1 2 318 19 _thstop
VFLOAT +100mV_tstart_1_2_318_19_20thstop
VFLOAT +150mV _tstart 1 _ 2 _ 3 18 _ 19 _ 20 _ 21 _ thstop
VFLOAT +200mV _tstart 1 _ 2 _ 3 18 _19 _20 _21 _22 _ thstop
SHUTDOWN _tstart12_323thstop
AUTORECH OFF_tstart12_324thstop
AUTORECH ON _tstart _ 1 _ 2 _ 3 24 _ 25 _ thstop
WATCHDOG OFF_tstart12_326thstop
WATCHDOG ON_tstart12_32627thstop
IFAST IPRE 50% OFF_tstart12328thstop
IFAST IPRE 50% ON_tstart1232829thstop

DocID029261 Rev 2





Recommended SWIRE programming pulse width is 100  $\mu s$  minimum, 120  $\mu s$  maximum.

Start bit timing ranges between 350  $\mu s$  and 400  $\mu s.$ 

Stop bit timing value  $\ge$  500 µs.



# 7 Block diagram



Figure 23: STBC02 block diagram



# 8 Operation description

The STBC02 is a power management IC integrating a battery charger with an embedded power path function, a 150 mA low quiescent LDO, a smart reset/watchdog, two SPDT load switches and a protection circuit module (PCM) to prevent the battery from being damaged.

When powered off from a single-cell Li-Ion or Li-Poly battery, and after having performed all the safety checks, the STBC02 starts charging the battery using a constant-current and constant-voltage algorithm.

The embedded power path allows simultaneously the battery to be charged and the overall system to be supplied.

By contrast, when the input voltage is outside the above valid range, the battery supplies the LDO as well as every load connected to SYS.

The STBC02 also protects the battery in case of:

- Overcharge
- Over-discharge
- Charge overcurrent
- Discharge overcurrent

If a fault condition is detected when the input voltage is valid ( $V_{UVLO} < V_{IN} < V_{INOVP}$ ), the CHG pin starts toggling, signaling the fault.

The device can also be in shutdown mode (shutdown  $I_{BAT}$ <100 nA) maximizing the battery life of the end-product during its shelf life.

### 8.1 Power-on

When the STBC02 is in shutdown mode, any load connected to LDO and to SYS is not supplied.

An applied valid input voltage ( $V_{UVLO} < V_{IN} < VI_{NOVP}$ ) for at least 250 ms, regardless the presence of a battery or if the battery is fully depleted, allows the loads connected to SYS and LDO to be supplied, thus enabling proper system operations.

The CEN pin must be left floating or tied high (LDO level) during the power-on for proper operations. The STBC02 can be also turned on when VIN is outside the valid range, below the conditions that the battery has at least a remaining charge of 3 V and the wake-up input is properly triggered. The STBC02 features an UVLO circuit that prevents oscillations if the input voltage source is unstable. The CEN pin must be left floating or tied to a high level (LDO) when the STBC02 is powered.

### 8.2 Battery charger

The STBC02 allows single-cell Li-Ion and Li-Poly battery chemistry to be charged up to a 4.45 V using a CC/CV charging algorithm. The charging cycle starts when a valid input voltage source ( $V_{UVLO} < V_{IN} < V_{INOVP}$ ) is detected and signaled by the CHG pin toggling from a high impedance state to a low logic level.

If the battery is deeply discharged (the battery voltage is lower than  $V_{PRE}$ ), the STBC02 charger enters the pre-charge phase and starts charging in constant-current mode with the pre-charge current (IPRE) set. In case the battery voltage does not reach the  $V_{PRE}$  threshold within the t<sub>PRE</sub> time, the charging process is stopped and a fault is signaled.



By contrast, as soon as the battery voltage reaches the  $V_{PRE}$  threshold, the constantcurrent fast charge phase starts operating, and the relevant charging current increases to the IFAST level.

Likewise, if the constant current fast charge phase is not completed within  $t_{FAST}$ , meaning that  $V_{BAT} < V_{FLOAT}$ , the charging process is stopped and a fault is signaled (CHG starts toggling at 10.2 Hz as long as a valid  $V_{IN}$  is present).

Should the battery voltage decrease below  $V_{PRE}$  during the fast charge phase, the charging process is halted and a fault is signaled. The constant-current fast charge phase lasts until the battery voltage is lower than  $V_{FLOAT}$ . After that, the charging algorithm switches to a constant-voltage (CV) mode.

During the CV mode, the battery voltage is regulated to  $V_{FLOAT}$  and the charging current starts decreasing over time. As soon as it goes below  $I_{END}$ , the charging process is considered to be completed (EOC, end-of-charge) and the relevant status is signaled via a 4.1 Hz toggling signal on the CHG pin, again as long as a there is a valid input source applied ( $V_{UVLO} < V_{IN} < V_{INOVP}$ ).

Both I<sub>PRE</sub> and the I<sub>FAST</sub> values can be programmed from 1 mA to 450 mA via an external resistor, as described in the ISET pin description.

For any  $I_{\text{FAST}}$  programmed value above 20 mA, the  $I_{\text{END}}$  value can be set either 5% or 2.5% of the IFAST level.

For any  $I_{\text{FAST}}$  programmed value below 20 mA, the relevant  $I_{\text{END}}$  value is set as per the following table:

IFAST	IEND
20 mA	1.7 mA
10 mA	1.1 mA
5 mA	0.65 mA
2 mA	0.4 mA
1 mA	0.2 mA

#### Table 10: IFAST and IEND

The battery temperature is monitored throughout the charging cycle for safety reasons.





#### Actions:

- Pre-charge starts tPRE timer; starts charging in CC mode at IPRE
- Fast-charge CC starts t<sub>FAST</sub> timer, increases charge current to I<sub>FAST</sub>
- Fast-charge CV activates the constant-voltage control loop
- Start alarm: the CHG pin starts toggling



57



Figure 26: CC/CV charging profile (not in scale)



DocID029261 Rev 2

The STBC02 integrates all the needed blocks to monitor the battery temperature through an external NTC resistor. The battery temperature monitoring is enabled only during the battery charging process, in order to save power when the system is supplied from the battery.

When the battery temperature is outside the normal operating range (0-45 °C), the charging process is halted, an alarm signal is activated (the CHG pin toggles at 16.2 Hz) but the charging timeout timers are not stopped.

If the temperature goes back to the normal operating range, before the maximum charging time has elapsed, the charging process is resumed and the alarm signal is cleared.

In case of the charging timeout expires and the temperature is still outside the normal operating range, the charging process is stopped but it can be still restarted using the CEN pin.

Both temperature thresholds feature a 3 °C hysteresis. The battery temperature monitoring block is designed to work with an NTC thermistor having  $R_{25} = 10 \text{ k}\Omega$  and  $\beta = 3370$  (Mitsubishi TH05-3H103F). If an NTC thermistor is not used, 10 k $\Omega$  resistor must be connected to ensure the proper IC operation.

## 8.4 Battery overcharge protection

The battery overcharge protection is a safety feature, active when a valid input voltage is connected, preventing the battery voltage from exceeding a V<sub>OCHG</sub> value. Should an overcharge condition be detected, the current path from the input to the battery is opened and a fault signal is activated (the CHG pin toggles at 8.2 Hz). When the battery voltage goes below V<sub>OCHG</sub>, normal operations can only be restarted by disconnecting and connecting back again the input voltage (VIN).

## 8.5 Battery over-discharge protection

The battery over-discharge protection is a safety feature enabled only when no valid input voltage source ( $V_{UVLO} < V_{IN} < V_{INOVP}$ ) is detected. Therefore, when the STBC02 and the system are powered off from the battery, an over-discharge of the battery itself is avoided. Should the battery voltage level be below  $V_{ODC}$  for more than  $t_{ODD}$  (over-discharge state), the STBC02 turns off and current sunk from the battery is reduced to less than 50 nA. When a valid input voltage source is detected, while the battery is in an over-discharge state, the STBC02 charger, SYS and LDO outputs are enabled. This condition persists until the battery voltage has exceeded the over-discharge released threshold ( $V_{ODCR}$ ), otherwise any other disconnection of a valid input voltage source brings back the STBC02 to a battery over-discharge state.

### 8.6 Battery discharge overcurrent protection

When the STBC02 is powered off from the battery connected to the BAT pin, a discharge overcurrent protection circuit disables the STBC02 if the current sunk from the battery is in excess of  $I_{BATOCP}$  (whose value is programmable via SWIRE) for more than  $t_{DOD}$ .

The presence of a valid input voltage source or triggering the WAKE-UP input pin, allows normal operating conditions to be restored.

# 8.7 Battery fault protection

The STBC02 features a battery fault protection. The STBC02 charger is stopped if the battery voltage remains below 1 V for at least 16 seconds.



## 8.8 Floating voltage adjustment

The STBC02 features a floating voltage adjustment, controlled via SWIRE, allowing the battery floating voltage (four steps of 50 mV each) to be changed. Due to multiple battery charging processes and the aging of the battery, the floating voltage of the battery can change and be reduced. The floating voltage adjustment feature brings the floating voltage level back to the original nominal value. For safety reasons, the battery voltage overcharge threshold level (V<sub>OCHG</sub>) is linked to any floating voltage set. By default this feature is disabled and moreover, as no state is stored in any memory, every shutdown or shipping mode event resets the floating voltage at the default value.

### 8.9 Input overcurrent protection

When the STBC02 is powered off from a valid input voltage source, a current limitation circuit prevents the input current from increasing in an uncontrolled manner in case of excessive load. In fact, when  $V_{\text{SYS}}$  is lower than  $V_{\text{ILIMSCTH}}$ , the input current is limited so to have a reduced power dissipation. As soon as  $V_{\text{SYS}}$  increases over  $V_{\text{ILIMSCTH}}$ , the input current limit value is increased to  $I_{\text{INLIM}}$ .

## 8.10 SYS short-circuit protection, LDO current limitation

In battery mode condition, if a short-circuit on the SYS pin happens, the STBC02 is turned off (no deglitch). This short-circuit protection occurs until the SYS voltage drops below V<sub>SCSYS</sub>.

If the LDO output is in a short-circuit condition, the maximum delivered current is limited to  $I_{\mbox{\scriptsize Sc}}.$ 

## 8.11 IN overvoltage protection

Should the input voltage source temporarily be  $V_{IN}$ - $V_{INOVP}$  (for example due to a poorly regulated voltage source), then the STBC02 is powered off from the battery, thus any load connected to SYS is protected.

As soon as the input voltage source goes back within a valid input range  $(V_{UVLO} < V_{IN} < V_{INOVP})$ , the STBC02 is then powered off again from  $V_{IN}$ .

## 8.12 Shutdown mode

A proper SWIRE sequence forces the STBC02 to enter in shutdown mode (low power); the current sunk from the battery is reduced to less than 50 nA. Both SYS and LDO pins are not supplied. Normal operating condition is restored either by connecting a valid input voltage source ( $V_{UVLO}$ < $V_{IN}$ < $V_{INOVP}$ ) for at least t<sub>PW-VIN</sub> or by connecting the WAKE-UP pin to  $V_{BAT}$  for at least t<sub>PW-WA</sub>.

## 8.13 Watchdog function

The watchdog function can be enabled by SWIRE commands (#27 enabled, #26 disabled). The watchdog pulse is generated on nRESET pin.

## 8.14 Thermal shutdown

The STBC02 is fully protected against overheating. During the charging process, if a  $T_{WRN}$ <  $T_{SD}$  temperature level is detected, a warning is signaled via the CHG output (toggling at 14.2 Hz). When in this condition, the programmed I<sub>PRE</sub> and I<sub>FAST</sub> are temporary halved. In case of a further temperature increase (up to  $T_{SD}$ ) the STBC02 turns off, thus stopping the charging process. This condition is latched and normal operation can be



#### **Operation description**

restored only by disconnecting and reconnecting back again a valid input voltage source on the  $V_{\text{IN}}$  pin.

### 8.15 Reverse current protection

When the input voltage (V<sub>IN</sub>) is higher than V<sub>UVLO</sub>, but lower than the battery voltage V<sub>BAT</sub> (V<sub>UVLO</sub> < V<sub>IN</sub> < V<sub>BAT</sub>) the current path from BAT to IN is opened so to stop any reverse current flowing from the battery to the input voltage source. This event is signaled through the CHG flag.



### STBC02

57

# 9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

# 9.1 Flip Chip30 (2.59x2.25 mm) package information

Figure 27: Flip Chip 30 (2.59x2.25 mm) package outline



DocID029261 Rev 2

#### Package information

Table 11: Flip Chip 30 (2.59x2.25 mm) package mechanical data				
Dim.	mm			
	Min.	Тур.	Max.	
А	0.50	0.55	0.60	
A1	0.17	0.20	0.23	
A2	0.33	0.35	0.37	
b	0.23	0.26	0.29	
D	2.56	2.59	2.62	
D1		2		
E	2.22	2.25	2.28	
E1		1.6		
е		0.40		
SE		0.20		
SD		0.20		
fD	0.285	0.295	0.305	
fE	0.315	0.325	0.335	
ссс		0.075		



The terminal A1 on the bumps side is identified by a distinguishing feature (for instance by a circular "clear area", typically 0.1 mm diameter) and/or a missing bump. The terminal A1 on the backside of the product is identified by a distinguishing feature (for instance by a circular "clear area", typically between 0.1 and 0.5 mm diameter, depending on the die size).

#### Figure 28: Flip Chip 30 (2.59x2.25 mm) recommended footprint



# 10 Ordering information

Order code	LDO [V]	Control	Package
STBC02JR	3.0 V		
STBC02BJR	3.1 V	SWIRE	Flip Chip 30 400 um pitch
STBC02AJR	3.3 V		

#### Table 12: Ordering information

\_\_\_\_\_



# 11 Revision history

Table 13: Document revision history

Date	Revision	Changes	
17-May-2016	1	1 Initial release.	
02-Dec-2016 2		Updated Table 3: "Absolute maximum ratings" and Table 5: "Electrical characteristics".	



#### STBC02

#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

