

# STA516B

### 60 V 6 A quad power half bridge

### Features

- Minimum input output pulse width distortion
- 200 mΩ R<sub>dsON</sub> complementary DMOS output stage
- CMOS compatible logic inputs
- Thermal protection
- Thermal warning output
- Under voltage protection

### Description

STA516B is a monolithic quad half bridge stage in Multipower BCD Technology. The device can be used as dual bridge or reconfigured, by connecting CONFIG pin to Vdd pin, as single bridge with double current capability, and as half bridge (Binary mode) with half current capability.

The device is particularly designed to make the output stage of a stereo all-digital high efficiency (DDX<sup>TM</sup>) amplifier capable to deliver 160 + 160 W @ THD = 10 % at V<sub>cc</sub> 50 V output power on 8  $\Omega$  load and 320 W @ THD = 10 % at V<sub>cc</sub> 50V on 4  $\Omega$  load in single BTL configuration.

The input pins have threshold proportional to  $\ensuremath{\mathsf{V}}\xspace_{\ensuremath{\mathsf{L}}\xspace}$  pin voltage.



Power SO36 slug up

### Table 1. Device summary

Part number	Package	Packaging
STA516B	Power SO36 slug up	Tube
STA516B13TR	Power SO36 slug up	Tape and reel

## Contents

1	Introduction	3
2	Pin lists 4	ł
3	Electrical characteristics6	5
4	Power supply and control sequencing	3
5	Test	•
6	Mechanical and package data 11	ł
7	Revision history	2



# 1 Introduction







# 2 Pin lists

Pin funct	tion
Pin	Description
GND-SUB	Substrate ground
OUT2B	Output half bridge 2B
Vcc2B	Positive supply
GND2B	Negative supply
GND2A	Negative supply
Vcc2A	Positive supply
OUT2A	Output half bridge 2A
OUT1B	Output half bridge 1B
Vcc1B	Positive supply
GND1B	Negative supply
GND1A	Negative supply
Vcc1A	Positive supply
OUT1A	Output half bridge 1A
NC	Not connected
GND-clean	Logical ground
GND-Reg	Ground for regulator Vdd
Vdd	5 V regulator referred to ground
VL	High logical state setting voltage
CONFIG	Configuration pin
PWRDN	Stand-by pin
TRI-STATE	Hi-Z pin
FAULT	Fault pin advisor
TH-WAR	Thermal warning advisor
IN1A	Input of half bridge 1A
IN1B	Input of half bridge 1B
IN2A	Input of half bridge 2A
IN2B	Input of half bridge 2B
Vss	5 V regulator referred to +Vcc
Vcc sign	Signal positive supply
	PinGND-SUBOUT2BVcc2BGND2AVcc2AOUT2AOUT1BVcc1AOUT1AVcc1AOUT1AVcc1AOUT1AVcc1AOUT1ANCGND-cleanGND-RegVddVLCONFIGPWRDNTRI-STATEFAULTIN1AIN1AIN2AIN2BVss



Din name I agrical value Chatua		Ctatua
Pin name	Logical value	Status
FAULT	0	Fault detected (short circuit or thermal for example)
FAULT <sup>(1)</sup>	1	Normal operation
TRI-STATE	0	All powers in Hi-Z state
TRI-STATE	1	Normal operation
PWRDN	0	Low absorption
PWRDN	1	Normal operation
THWAR	0	Temperature of the IC =130 °C
THWAR <sup>(</sup> 1)	1	Normal operation
CONFIG	0	Normal operation
CONFIG <sup>(2)</sup>	1	OUT1A=OUT1B; OUT2A=OUT2B (IF IN1A = IN1B; IN2A = IN2B)

Table 3. Functional pin status

1. The pin is open collector. To have the high logic value, it needs to be pulled up by a resistor.

2. To put CONFIG = 1 means connect Pin 24 (CONFIG) to Pins 21, 22 (Vdd)



Figure 2. Pin connection



57

# 3 Electrical characteristics

Table 4. Absolute ma	aximum ratings
----------------------	----------------

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC supply voltage (Pins 4,7,12,15)	60	V
V <sub>max</sub>	Maximum voltage on pins 23 to 32	5.5	V
T <sub>op</sub>	Operating temperature range	0 to 70	°C
T <sub>stg</sub> , T <sub>j</sub>	Storage and junction temperature	-40 to 150	°C

#### Table 5. Thermal data

Symbol	Parameter	Min.	Тур.	Max.	Unit
T <sub>j-case</sub>	Thermal resistance junction to case (thermal pad)		1	2.5	°C/W
T <sub>jSD</sub>	Thermal shut-down junction temperature		150		°C
T <sub>warn</sub>	Thermal warning temperature		130		°C
t <sub>hSD</sub>	Thermal shut-down hysteresis		25		°C

# Table 6.Electrical characteristics<br/>(VL= 3.3 V; Vcc = 50 V; Tamb = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
R <sub>dsON</sub>	Power Pchannel/Nchannel MOSFET R <sub>dsON</sub>	ld=1A		200	240	mΩ
I <sub>dss</sub>	Power Pchannel/Nchannel leakage Idss				100	μA
9 <sub>N</sub>	Power Pchannel R <sub>dsON</sub> matching	Id=1A	95			%
9 <sub>P</sub>	Power Nchannel R <sub>dsON</sub> matching	Id=1A	95			%
Dt_s	Low current dead time (static)	see Figure 4		10	20	ns
Dt_d	High current dead time (dynamic)	L=22 $\mu$ H, C = 470nF RI = 8 $\Omega$ Id=4.5A see <i>Figure 5</i>			50	ns
t <sub>d ON</sub>	Turn-on delay time	Resistive load			100	ns
t <sub>d OFF</sub>	Turn-off delay time	Resistive load			100	ns
t <sub>r</sub>	Rise time	Resistive load see <i>Figure 4</i>			25	ns
t <sub>f</sub>	Fall time	Resistive load see <i>Figure 4</i>			25	ns
V <sub>CC</sub>	Supply operating voltage		10		52	V
V <sub>IN-High</sub>	High level input voltage				V <sub>L</sub> /2 +300mV	V
V <sub>IN-Low</sub>	Low level input voltage		V <sub>L</sub> /2 -300mV			V
I <sub>IN-H</sub>	High level Input current	Pin voltage = $V_L$		1		μA
I <sub>IN-L</sub>	Low level input current	Pin voltage = 0.3 V		1		μΑ

	(VL= 3.3 V; Vcc = 50 V; Tamb = 2		-	Т́ Т		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>PWRDN-H</sub>	High level PWRDN pin input current	V <sub>L</sub> = 3.3 V		35		μA
V <sub>Low</sub>	Low logical state voltage VL (pin PWRDN, TRISTATE)(see <i>Table 7</i> )	V <sub>L</sub> = 3.3 V	0.8			V
V <sub>High</sub>	High logical state voltage VH (pin PWRDN, TRISTATE)(see <i>Table 7</i> )	V <sub>L</sub> = 3.3 V			1.7	V
I <sub>VCC-</sub> PWRDN	Supply current from Vcc in power down	PWRDN = 0			3	mA
I <sub>FAULT</sub>	Output current pins FAULT -TH-WARN when FAULT CONDITIONS	Vpin = 3.3 V		1		mA
I <sub>VCC-hiz</sub>	Supply current from Vcc in Tristate	Tristate = 0		22		mA
I <sub>VCC</sub>	Supply current from Vcc in operation both channel switching)	Input pulse width = 50 % duty Switching frequency = 384 Khz; No LC filters		70		mA
I <sub>OUT-SH</sub>	Over current protection threshold Isc (short circuit current limit) 1		6	8	10	A
V <sub>UV</sub>	Under voltage protection threshold			7		V
V <sub>OV</sub>	Over voltage protection threshold		60		70	V
t <sub>pw_min</sub>	Output minimum pulse width	No load	25		40	ns

#### Table 6. Electrical characteristics (continued) (VL= 3.3 V: Vcc = 50 V: Tamb = 25 °C unless otherwise specified)

1. See specific application note number: AN1994.

#### Table 7. VLow, VHigh variation with VL

VL	VLow min	VHigh max	Unit
2.7	0.7	1.5	V
3.3	0.8	1.7	V
5	0.85	1.85	V

#### Table 8. Logic truth table (see Figure 2)

Tristate	INxA	INxB	Q1	Q2	Q3	Q4	Output mode
0	х	х	OFF	OFF	OFF	OFF	Hi-Z
1	0	0	OFF	OFF	ON	ON	DUMP
1	0	1	OFF	ON	ON	OFF	NEGATIVE
1	1	0	ON	OFF	OFF	ON	POSITIVE
1	1	1	ON	ON	OFF	OFF	Not used

### 4 Power supply and control sequencing

To guarantee correct operation and reliability, a correct turn on/off sequence must be followed. *Figure 3* shows the correct power on sequence.



Vcc must turn on before  $V_L$  in order to prevent uncontrolled current flowing through an internal protection diode connected between  $V_L$  (logic supply) and Vcc (high power supply). Failure to do so could result in damage to the device.

PWRDN must be released after  $V_L$  is switched on. An input signal can then be sent to the power stage.



### 5 Test





#### Figure 5. Current dead time test circuit





Figure 6. Typical single BTL configuration to obtain 320 W @ THD 10 %, RL = 4 W, VCC = 50 V  $^{(a)}$ 



Figure 7. Typical quad half bridge configuration



For more information, refer to the application note "ST50X and STA51X digital power amplifiers".



a. A PWM modulator as driver is required. This result was obtained using the STA30X+STA50X demo board.

### 6 Mechanical and package data



#### Figure 8. Power SO36 (slug up) mechanical data and package dimension

57

# 7 Revision history

#### Table 9.Document revision history

Date	Revision	Changes	
01-Feb-2007	1	Initial release	
19-Mar-2007	2	Update to reflect product maturity.	



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

