


## 8-bit dual supply level translator without direction control pin

### Features

- 46 MHz: 92 Mbps data transfer when  $V_{CCA} = 3.6\text{ V}$
- Bidirectional level translation without direction control pin
- Wide voltage range of 1.65 V to 3.6 V for both  $V_{CCA}$  and  $V_{CCB}$
- Configurable voltage translation:
  - $V_{CCA}$  can be  $\geq V_{CCB}$  or  $V_{CCA}$  can be  $\leq V_{CCB}$
- Partial power down support - when  $V_{CCB}$  is grounded, all the outputs will automatically go to high impedance.
- Low quiescent current (5  $\mu\text{A}$ )
- ESD performance:
  - $\pm 4\text{ kV}$  HBM (human body model)

### Applications

- Low voltage system level translation
- Mobile phones
- Other mobile devices



### Description

The ST2189 is an 8-bit dual supply level translator which provides the level shifting capability to allow data transfer in a multi-voltage system. Externally applied voltages,  $V_{CCB}$  and  $V_{CCA}$ , set the logic levels on either side of the device. Its architecture allows bidirectional level translation without a control pin.

The ST2189 accepts  $V_{CCA}$  from 1.65 V to 3.6 V and  $V_{CCB}$  from 1.65 V to 3.6 V, making it ideal for data transfer between low-voltage ASICs/PLD and higher voltage systems. This device has a tri-state output mode which can be used to disable all I/Os.

In power down mode feature - when  $V_{CCB}$  supply is grounded, all I/Os go to high impedance automatically, with very low quiescent current on  $V_{CCA}$  supply.


**Table 1. Device summary**

Order code	Package	Packing
ST2189QTR	QFN20 (3.2 x 1.8 mm)	Tape and reel

# 1 Pin settings

## 1.1 Pin connection

Figure 1. Pin connection (top through view)



## 1.2 Pin description

Table 2. Pin description


Pin number	Type	Side	Symbol	Name and function
1	I/O	$V_{CCA}$	A1	Input/output 1. Referenced to $V_{CCA}$
2	I/O	$V_{CCA}$	A2	Input/output 2. Referenced to $V_{CCA}$
3	I/O	$V_{CCA}$	A3	Input/output 3. Referenced to $V_{CCA}$
4	I/O	$V_{CCA}$	A4	Input/output 4. Referenced to $V_{CCA}$
5	-	$V_{CCA}$	OE	Output enabled. Pull OE low to put all output to tri-state mode. Referenced to $V_{CCA}$
6	-	$V_{CCA}$	$V_{CCA}$	A port supply voltage. $V_{CCA} \leq V_{CCB}$ or $V_{CCA} \geq V_{CCB}$
7	I/O	$V_{CCA}$	A5	Input/output 5. Referenced to $V_{CCA}$

**Table 2. Pin description (continued)**

Pin number	Type	Side	Symbol	Name and function
8	I/O	$V_{CCA}$	A6	Input/output 6. Referenced to $V_{CCA}$
9	I/O	$V_{CCA}$	A7	Input/output 7. Referenced to $V_{CCA}$
10	I/O	$V_{CCA}$	A8	Input/output 8. Referenced to $V_{CCA}$
11	I/O	$V_{CCB}$	B8	Input/output 8. Referenced to $V_{CCB}$
12	I/O	$V_{CCB}$	B7	Input/output 7. Referenced to $V_{CCB}$
13	I/O	$V_{CCB}$	B6	Input/output 6. Referenced to $V_{CCB}$
14	I/O	$V_{CCB}$	B5	Input/output 5. Referenced to $V_{CCB}$
15	-	$V_{CCB}$	$V_{CCB}$	B port supply voltage. $V_{CCB} \geq V_{CCA}$ or $V_{CCB} \leq V_{CCA}$
16	-	-	GND	Ground
17	I/O	$V_{CCB}$	B4	Input/output 4. Referenced to $V_{CCB}$
18	I/O	$V_{CCB}$	B3	Input/output 3. Referenced to $V_{CCB}$
19	I/O	$V_{CCB}$	B2	Input/output 2. Referenced to $V_{CCB}$
20	I/O	$V_{CCB}$	B1	Input/output 1. Referenced to $V_{CCB}$


## 2 Logic diagram

Figure 2. Logic block diagram




## 2.1 Device block diagram

**Figure 3. ST2189 block diagram**



**Figure 4. Application block diagram**



## 3 Supplementary notes

### 3.1 Driver requirement

It must be ensured that the driver is able to source and sink a minimum of 1mA current on both sides of the device. The device requires the driver to source/sink a maximum current of ( $V_{CC}/4$ ) mA to/from the weak 4 k $\Omega$  output buffer in order to change the state of the output.

### 3.2 Load driving capability

To support the level translation without direction pin architecture, the one-shot transistor at the output side is only turned ON during state transition. After the one-shot transistor is turned OFF, only the 4 k $\Omega$  pull-up/down resistor maintains the state of the output. As a result, resistive load or pull-up resistor less than 50 k $\Omega$  is not recommended.

### 3.3 Ensuring low current consumption during off state

The OE pin can be tied to the enable signal which is driving the enable pin of the slave device to ensure that the device will turn off and put all I/Os to tri-state mode whenever the slave device is not needed. On the event that the enable signal driving into the slave device is active low, the signal going into the OE pin for ST2189 (active high) needs to be inverted accordingly.

Alternatively, a pull-down resistor can be added to the  $V_{CCB}$  supply. This will ensure that the  $V_{CCB}$  supply does not float whenever the supply is turned off. All the I/Os go to high impedance automatically when this happens.

### 3.4 Truth table

**Table 3. Truth table**

Enable	Bidirectional Input/Output	
OE	I/O $_{VCCB}$	I/O $_{VCCA}$
H <sup>(1)</sup>	H <sup>(2)</sup>	H <sup>(1)</sup>
H <sup>(1)</sup>	L	L
L	High-Z <sup>(3)</sup>	High-Z <sup>(3)</sup>

1. High level  $V_{CCA}$  power supply referred.
2. High level  $V_{CCB}$  power supply referred.
3. Z = High impedance.

## 4 Maximum ratings

Stressing the device above the rating listed in the “absolute maximum ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 4. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{CCA}$	Supply voltage	-0.3 to 4.6	V
$V_{CCB}$	Supply voltage	-0.3 to 4.6	V
$V_{OE}$	DC control input voltage	-0.3 to 4.6	V
$V_{I/OVCCA}$	DC I/O $V_{CCA}$ input voltage (OE = GND or $V_{CCA}$ )	-0.3 to 4.6	V
$V_{I/OVCCB}$	DC I/O $V_{CCB}$ input voltage (OE = GND or $V_{CCA}$ )	-0.3 to 4.6	V
$I_{IK}$	DC input diode current	-20	mA
$I_{I/OVCCA}$	DC output current	±25	mA
$I_{I/OVCCB}$	DC output current	±25	mA
$T_{STG}$	Storage temperature	-65 to 150	°C
$T_L$	Lead temperature (10 seconds)	300	°C
ESD	Electrostatic discharge protection (HBM)	±4	kV

### 4.1 Recommended operating conditions

**Table 5. Recommended operating conditions**

Symbol	Parameter	Min.	Type	Max.	Unit
$V_{CCA}$	Supply voltage	1.65	-	3.6	V
$V_{CCB}$	Supply voltage	1.65	-	3.6	V
$V_I$	Input voltage (OE output enable pin, $V_{CCA}$ power supply reference)	0	-	$V_{CCA}$	V
$V_{I/OVCCA}$	I/O $V_{CCA}$ voltage	0	-	$V_{CCA}$	V
$V_{I/OVCCB}$	I/O $V_{CCB}$ voltage	0	-	$V_{CCB}$	V
$T_{OP}$	Operating temperature	-40	-	85	°C
dt/dV	Input rise and fall time	-	-	1	ns/V

## 5 Electrical characteristics

Device electrical characteristics over recommended operating conditions (unless otherwise noted). All typical values are at  $T_A = 25\text{ °C}$ .

**Table 6. DC characteristics**

Symbol	Parameter	V <sub>CCA</sub>	V <sub>CCB</sub>	Test condition	Value				Unit
					T <sub>A</sub> = 25 °C		-40 to 85 °C		
					Min	Max	Min	Max	
V <sub>IHA</sub>	High level input voltage (I/O <sub>VCCA</sub> )	1.65	1.65 to 3.6		1.2	-	1.2	-	V
		1.8			1.3	-	1.3	-	
		2.5			1.65	-	1.65	-	
		3.0			2.1	-	2.1	-	
		3.6			2.6	-	2.6	-	
V <sub>ILA</sub>	Low level input voltage (I/O <sub>VCCA</sub> )	1.65	1.65 to 3.6		-	0.3	-	0.3	V
		1.8			-	0.4	-	0.4	
		2.5			-	0.55	-	0.55	
		3.0			-	0.85	-	0.85	
		3.6			-	0.95	-	0.95	
V <sub>IHB</sub>	High level input voltage (I/O <sub>VCCB</sub> )	1.65 to 3.6	1.65		1.2	-	1.2	-	V
			1.8		1.3	-	1.3	-	
			2.5		1.65	-	1.65	-	
			3.0		2.1	-	2.1	-	
			3.6		2.6	-	2.6	-	
V <sub>ILB</sub>	Low level input voltage (I/O <sub>VCCB</sub> )	1.65 to 3.6	1.65		-	0.3	-	0.3	V
			1.8		-	0.4	-	0.4	
			2.5		-	0.55	-	0.55	
			3.0		-	0.85	-	0.85	
			3.6		-	0.95	-	0.95	
V <sub>IH-OE</sub>	High level input voltage (OE)	1.65	1.65 to 3.6		1.2	-	1.2	-	V
		1.8			1.3	-	1.3	-	
		2.5			1.4	-	1.4	-	
		3.0			1.65	-	1.65	-	
		3.6			2.1	-	2.1	-	



Table 6. DC characteristics (continued)

Symbol	Parameter	V <sub>CCA</sub>	V <sub>CCB</sub>	Test condition	Value				Unit
					T <sub>A</sub> = 25 °C		-40 to 85 °C		
					Min	Max	Min	Max	
V <sub>IL-OE</sub>	Low level input voltage (OE)	1.65	1.65 to 3.6		-	0.3	-	0.3	V
		1.8			-	0.4	-	0.4	
		2.5			-	0.55	-	0.55	
		3.0			-	0.85	-	0.85	
		3.6			-	0.95	-	0.95	
V <sub>OHA</sub>	High level output voltage (I/O <sub>VCCA</sub> )	1.65 to 3.6	1.65 to 3.6	IO= -60 μA	0.7 V <sub>CCA</sub>	-	0.7 V <sub>CCA</sub>	-	V
V <sub>OLA</sub>	Low level output voltage (I/O <sub>VCCA</sub> )			IO= +60 μA	-	0.4	-	0.4	V
V <sub>OHB</sub>	High level output voltage (I/O <sub>VCCB</sub> )	1.65 to 3.6	1.65 to 3.6	IO= -60 μA	0.7 V <sub>CCB</sub>	-	0.7 V <sub>CCB</sub>	-	V
V <sub>OLB</sub>	Low level output voltage (I/O <sub>VCCB</sub> )			IO= + 60 μA	-	0.4	-	0.4	V
I <sub>OE</sub>	Control input leakage current (OE)	1.65 to 3.6	1.65 to 3.6	V <sub>I</sub> = GND or V <sub>CCA</sub>	-	0.2	-	2	μA
I <sub>IO_LKG</sub>	High impedance I/O leakage current (I/O <sub>VCCA</sub> , I/O <sub>VCCB</sub> )	1.65 to 3.6	1.65 to 3.6	OE = GND; I/O <sub>VCCA</sub> = High I/O <sub>VCCB</sub> = Low	-	0.2	-	2	μA
				OE = GND I/O <sub>VCCA</sub> = Low, I/O <sub>VCCB</sub> = High	-	0.2	-	2	μA
I <sub>QVCCB</sub>	Quiescent supply current V <sub>CCB</sub>	1.65 to 3.6	1.65 to 3.6	OE = V <sub>CCA</sub> I/O = Hi-Z	-	0.5	-	5	μA
I <sub>QVCCA</sub>	Quiescent supply current V <sub>CCA</sub>	1.65 to 3.6	1.65 to 3.6	OE = V <sub>CCA</sub> I/O = Hi-Z	-	5	-	7	μA
		1.65 to 3.6	0		-	0.3	-	3	
I <sub>OE-VCCB</sub>	High impedance quiescent supply current V <sub>CCB</sub>	1.65 to 3.6	1.65 to 3.6	OE = GND I/O = Hi-Z	-	0.5	-	5	μA

Table 6. DC characteristics (continued)

Symbol	Parameter	V <sub>CCA</sub>	V <sub>CCB</sub>	Test condition	Value				Unit
					T <sub>A</sub> = 25 °C		-40 to 85 °C		
					Min	Max	Min	Max	
I <sub>OE-VCCA</sub>	High impedance quiescent supply current V <sub>CCA</sub>	1.65 to 3.6	1.65 to 3.6	OE = GND I/O = Hi-Z	-	0.5	-	5	μA
		1.65 to 3.6	0		-	0.3	-	3	

## 5.1 AC characteristics

Table 7. For test conditions: V<sub>CCA</sub> = 1.65 V (load C<sub>L</sub> = 15 pF; driver tr = t<sub>f</sub> ≤ 2 ns)  
overtemperature range -40 °C to 85 °C

Symbol	Parameter		V <sub>CCB</sub> = 1.65 V - 2.5 V		V <sub>CCB</sub> = 2.7V - 3.6 V		Unit
			Min	Max	Min	Max	
t <sub>RVCCB</sub>	Output rise time I/O <sub>VCCB</sub>		-	2.7	-	1.6	ns
t <sub>FVCCB</sub>	Output fall time I/O <sub>VCCB</sub>		-	1.8	-	1.2	ns
t <sub>RVCCA</sub>	Output rise time I/O <sub>VCCA</sub>		-	3.0	-	3.0	ns
t <sub>FVCCA</sub>	Output fall time I/O <sub>VCCA</sub>		-	1.8	-	1.6	ns
t <sub>I/OVCCA-VCCB</sub>	Propagation delay time I/O <sub>VCCA</sub> -LH to I/O <sub>VCCB</sub> -LH I/O <sub>VCCA</sub> -HL to I/O <sub>VCCB</sub> -HL	t <sub>PLH</sub>	-	5.9	-	4.5	ns
		t <sub>PHL</sub>	-	4.0	-	4.0	ns
t <sub>I/OVCCB-VCCA</sub>	Propagation delay time I/O <sub>VCCB</sub> -LH to I/O <sub>VCCA</sub> -LH I/O <sub>VCCB</sub> -HL to I/O <sub>VCCA</sub> -HL	t <sub>PLH</sub>	-	6.2	-	5.8	ns
		t <sub>PHL</sub>	-	4.3	-	3.7	ns
t <sub>PZL</sub> t <sub>PZH</sub>	Output enable time		-	20	-	20	ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	Output disable time		-	160	-	180	ns
D <sub>R</sub>	Data rate <sup>(1)</sup>	Clock	28	-	32	-	MHz
		Data	56	-	64	-	Mbps

1. Data rates are measured at worst case condition when all 8 channels are switching at the same time. Data rate is guaranteed based on the condition that output I/O signal rise/fall time is less than 15% of period of input I/O signal; input I/O signal is at 50% duty-cycle and output I/O signal duty-cycle deviation is less than 50% ± 10%.

**Table 8.** For test conditions:  $V_{CCA} = 2.5\text{ V}$  (load  $C_L = 15\text{ pF}$ ; driver  $t_r = t_f \leq 2\text{ ns}$ ) overtemperature range  $-40\text{ }^{\circ}\text{C}$  to  $85\text{ }^{\circ}\text{C}$

Symbol	Parameter		$V_{CCB} = 1.65\text{ V} - 2.5\text{ V}$		$V_{CCB} = 2.7\text{ V} - 3.6\text{ V}$		Unit
			Min	Max	Min	Max	
$t_{RVCCB}$	Output rise time $I/O_{VCCB}$		-	2.5	-	1.4	ns
$t_{FVCCB}$	Output fall time $I/O_{VCCB}$		-	1.6	-	1.2	ns
$t_{RVCCA}$	Output rise time $I/O_{VCCA}$		-	2.1	-	2.0	ns
$t_{FVCCA}$	Output fall time $I/O_{VCCA}$		-	1.4	-	1.4	ns
$t_{I/OVCCA-VCCB}$	Propagation delay time $I/O_{VCCA-LH}$ to $I/O_{VCCB-LH}$ $I/O_{VCCA-HL}$ to $I/O_{VCCB-HL}$	$t_{PLH}$	-	4.7	-	3.3	ns
		$t_{PHL}$	-	2.9	-	2.6	ns
$t_{I/OVCCB-VCCA}$	Propagation delay time $I/O_{VCCB-LH}$ to $I/O_{VCCA-LH}$ $I/O_{VCCB-HL}$ to $I/O_{VCCA-HL}$	$t_{PLH}$	-	4.3	-	3.8	ns
		$t_{PHL}$	-	3.3	-	2.8	ns
$t_{PZL} t_{PZH}$	Output enable time		-	25	-	12	ns
$t_{PLZ} t_{PHZ}$	Output disable time		-	150	-	180	ns
$D_R$	Data rate <sup>(1)</sup>	Clock	40	-	42	-	MHz
		Data	80	-	84	-	Mbps

1. Data rates are measured at worst case condition when all 8 channels are switching at the same time. Data rate is guaranteed based on the condition that output I/O signal rise/fall time is less than 15% of period of input I/O signal; input I/O signal is at 50% duty-cycle and output I/O signal duty-cycle deviation is less than  $50\% \pm 10\%$ .

**Table 9.** For test conditions:  $V_{CCA} = 3.6\text{ V}$  (load  $C_L = 15\text{ pF}$ ; driver  $t_r = t_f \leq 2\text{ ns}$ ) overtemperature range  $-40\text{ }^{\circ}\text{C}$  to  $85\text{ }^{\circ}\text{C}$ 

Symbol	Parameter		$V_{CCB} = 1.65\text{ V} - 2.5\text{ V}$		$V_{CCB} = 2.7\text{ V} - 3.6\text{ V}$		Unit
			Min	Max	Min	Max	
$t_{RVCCB}$	Output rise time $I/O_{VCCB}$		-	2.5	-	1.4	ns
$t_{FVCCB}$	Output fall time $I/O_{VCCB}$		-	1.5	-	1.2	ns
$t_{RVCCA}$	Output rise time $I/O_{VCCA}$		-	1.7	-	1.7	ns
$t_{FVCCA}$	Output fall time $I/O_{VCCA}$		-	1.4	-	1.4	ns
$t_{I/OVCCA-VCCB}$	Propagation delay time $I/O_{VCCA-LH}$ to $I/O_{VCCB-LH}$ $I/O_{VCCA-HL}$ to $I/O_{VCCB-HL}$	$t_{PLH}$	-	4.4	-	3.0	ns
		$t_{PHL}$	-	2.6	-	2.2	ns
$t_{I/OVCCB-VCCA}$	Propagation delay time $I/O_{VCCB-LH}$ to $I/O_{VCCA-LH}$ $I/O_{VCCB-HL}$ to $I/O_{VCCA-HL}$	$t_{PLH}$	-	3.8	-	3.0	ns
		$t_{PHL}$	-	3.0	-	2.3	ns
$t_{PZL} t_{PZH}$	Output enable time		-	20	-	10	ns
$t_{PLZ} t_{PHZ}$	Output disable time		-	150	-	160	ns
$D_R$	Data rate <sup>(1)</sup>	Clock	43	-	46	-	MHz
		Data	86	-	92	-	Mbps

1. Data rates are measured at worst case condition when all 8 channels are switching at the same time. Data rate is guaranteed based on the condition that output I/O signal rise/fall time is less than 15% of period of input I/O signal; input I/O signal is at 50% duty-cycle and output I/O signal duty-cycle deviation is less than  $50\% \pm 10\%$ .

## 5.2 Capacitance characteristics

**Table 10.** Capacitance characteristics

Symbol	Parameter	Value							Unit
		V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	T <sub>A</sub> = 25 °C			-40 to 85 °C		
				Min	Typ	Max	Min	Max	
C <sub>INB</sub>	Input capacitance	Open	Open	-	12	-	-	-	pF
C <sub>I/O-VCCA</sub>	Input/output capacitance for V <sub>CCA</sub> -side	1.65 - 3.6	1.65 - 3.6	-	12	-	-	-	pF
C <sub>I/O-VCCB</sub>	Input/output capacitance for V <sub>CCB</sub> -side	1.65 - 3.6	1.65 - 3.6	-	12	-	-	-	pF

# 6 Test circuit

Figure 5. Test circuit




Table 11. Test circuit switches

Test	$C_L$	$R_1$	Switch
$t_{PLH}$ , $t_{PHL}$	15 pF	20 k $\Omega$	Open
$t_r$ , $t_f$	15 pF	20 k $\Omega$	Open
$t_{PZL}$ , $t_{PLZ}$	15 pF	20 k $\Omega$	VCCA or VCCB
$t_{PZH}$ , $t_{PHZ}$	15 pF	20 k $\Omega$	GND

# 7 Waveforms

Table 12. Waveform symbol value

Symbol	I/O <sub>VCCA</sub> -> I/O <sub>VCCB</sub>		I/O <sub>VCCB</sub> -> I/O <sub>VCCA</sub>	
	V <sub>CCB</sub> 1.65 V - 2.5V	V <sub>CCB</sub> 2.7 V - 3.6 V	V <sub>CCA</sub> 1.65 V - 2.5 V	V <sub>CCA</sub> 2.7 V - 3.6 V
V <sub>IH</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCB</sub>	V <sub>CCB</sub>
V <sub>IM</sub>	50% V <sub>CCA</sub>	50% V <sub>CCA</sub>	50% V <sub>CCB</sub>	50% V <sub>CCB</sub>
V <sub>OM</sub>	50% V <sub>CCB</sub>	50% V <sub>CCB</sub>	50% V <sub>CCA</sub>	50% V <sub>CCA</sub>
V <sub>X</sub>	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.3V
V <sub>Y</sub>	V <sub>OH</sub> - 0.15V	V <sub>OH</sub> - 0.3V	V <sub>OH</sub> - 0.15V	V <sub>OH</sub> - 0.3V

Figure 6. Waveform - propagation delay (f = 1 MHz, 50% duty cycle)






Figure 7. Waveform - output enable/disable ( $f = 50 \text{ kHz}$ , 50% duty cycle)



## 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.


**Figure 8. Package outline for QFN20 (1.8 x 3.2 x 0.5 mm) - pitch 0.4 mm**






**Table 13. Mechanical data for QFN20 (1.8 x 3.2 x 0.5 mm) - pitch 0.4 mm**

Symbol	Millimeters		
	Nom	Min	Max
A	0.50	0.45	0.55
A1	0.02	0	0.05
A3	0.127	-	-
b	0.20	0.15	0.25
D	3.20	3.15	3.25
E	1.80	1.75	1.85
e	0.40	-	-
L	0.40	0.35	0.45

**Figure 9. Footprint recommendation for QFN20 (1.8 x 3.2 x 0.5 mm) - pitch 0.4 mm**

AO	2.05 ± 0.10
BO	3.45 ± 0.10
KO	0.70 ± 0.05

Figure 11. Reel information for QFN20 (1.8 x 3.2 x 0.5 mm) - pitch 0.4 mm



## 9 Revision history

**Table 14. Document revision history**

Date	Rev	Changes
31-Jul-2009	1	Initial release.

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)