

SPC560D30x SPC560D40x

32-bit MCU family built on the Power Architecture[®] for automotive body electronics applications

Datasheet - preliminary data

Features

- High-performance up to 48 MHz e200z0h CPU
 - 32-bit Power Architecture[®] technology CPU
 - Variable length encoding (VLE)
- Memory
 - Up to 256 KB Code Flash with ECC
 - Up to 64 (4x16) KB Data Flash with ECC
 - Up to 16 KB SRAM with ECC
- Interrupts
 - 16 priority levels
 - Non-maskable interrupt (NMI)
 - Up to 38 external interrupts incl. 18 wakeup lines
- 16-channel eDMA
- GPIOs: 45 (LQFP64), 79 (LQFP100)
- Timer units
 - 4-channel 32-bit periodic interrupt timers
 - 4-channel 32-bit system timer module
 - System watchdog timer
 - 32 bit real-time clock timer
- 16-bit counter time-triggered I/Os
 - Up to 28 channels with PWM/MC/IC/OC
 - 5 independent counters
 - 27 ch. with ADC trigger capability
- 12-bit analog-to-digital converter (ADC) with up to 33 channels
 - Up to 61 channels via external multiplexing
 - Individual conversion registers
 - Cross triggering unit (CTU)
- Dedicated diagnostic module for lighting
 - Advanced PWM generation
 - Time-triggered diagnostics
 - PWM-synchronized ADC measurements



- Communications interfaces
 - 1 FlexCAN interface (2.0B active) with 32 message buffers
 - 3 LINFlex/UART, 1 with DMA capability
 - 2 DSPI
- Clock generation
 - 4 to 16 MHz fast external crystal oscillator
 - 16 MHz fast internal RC oscillator
 - 128 kHz slow internal RC oscillator
 - Software-controlled FMPLL
 - Clock monitoring unit
- Exhaustive debugging capability
 - Nexus1 on all packages
 - Nexus2+ available on emulation device (SPC560B64B2-ENG)
- On-chip CAN/UART bootstrap loader
- Low power capabilities
 - Several low power mode configurations
 - Ultra-low power standby with RTC,SRAM and CAN monitoring
 - Fast wakeup schemes
- Single 5 V or 3.3 V supply
- Operates in ambient temperature range of -40 to 125 °C

Table 1.Device summary

	Part number		
Package	128 Kbyte code 256 Kbyte c Flash Flash		
LQFP100	SPC560D30L3	SPC560D40L3	
LQFP64	SPC560D30L1	SPC560D40L1	

Doc ID 16315 Rev 7

Contents

1	Intro	Introduction			
	1.1	Document overview			
	1.2	Description			
2	Bloc	diagram			
3	Pack	age pinouts and signal descriptions			
	3.1	Package pinouts 12			
	3.2	Pad configuration during reset phases 14			
	3.3	Voltage supply pins 14			
	3.4	Pad types			
	3.5	System pins			
	3.6	Functional ports			
4	Elaa	rical characteristics			
4	4.1				
		Introduction			
	4.2	Parameter classification			
	4.3	NVUSRO register 29 4.3.1 NVUSRO[PAD3V5V] field description 29			
		 4.3.1 NVUSRO[PAD3V5V] field description			
		4.3.3 NVUSRO[WATCHDOG_EN] field description			
	4.4	Absolute maximum ratings			
	4.5	Recommended operating conditions			
	4.6	Thermal characteristics			
		4.6.1 Package thermal characteristics			
		4.6.2 Power considerations			
	4.7	I/O pad electrical characteristics			
		4.7.1 I/O pad types			
		4.7.2 I/O input DC characteristics			
		4.7.3 I/O output DC characteristics			
		4.7.4 Output pin transition times			
		4.7.5 I/O pad current specification			
	4.8	RESET electrical characteristics			



	4.9	Power n	nanagement electrical characteristics
		4.9.1	Voltage regulator electrical characteristics
		4.9.2	Low voltage detector electrical characteristics
	4.10	Power of	consumption
	4.11	Flash m	emory electrical characteristics 49
		4.11.1	Program/Erase characteristics
		4.11.2	Flash power supply DC characteristics51
		4.11.3	Start-up/Switch-off timings
	4.12	Electror	nagnetic compatibility (EMC) characteristics
		4.12.1	Designing hardened software to avoid noise problems
		4.12.2	Electromagnetic interference (EMI)52
		4.12.3	Absolute maximum ratings (electrical sensitivity)53
	4.13	Fast ext	ernal crystal oscillator (4 to 16 MHz) electrical characteristics 55
	4.14	FMPLL	electrical characteristics 58
	4.15	Fast inte	ernal RC oscillator (16 MHz) electrical characteristics 58
	4.16	Slow int	ernal RC oscillator (128 kHz) electrical characteristics 59
	4.17	ADC ele	ectrical characteristics61
		4.17.1	Introduction
		4.17.2	Input impedance and ADC accuracy62
		4.17.3	ADC electrical characteristics
	4.18	On-chip	peripherals
		4.18.1	Current consumption
		4.18.2	DSPI characteristics
		4.18.3	JTAG characteristics
5	Packa	ige cha	racteristics
	5.1	ECOPA	CK®
	5.2	Package	e mechanical data
		5.2.1	LQFP100
		5.2.2	LQFP64
6	Order	ina info	ormation
U	Juer	ing init	
Appendix		bbrevia	tions

5

6

List of tables

Table 1.	Device summary	
Table 2.	SPC560D30, SPC560D40 device comparison	7
Table 3.	SPC560D30, SPC560D40 series block summary	10
Table 4.	Voltage supply pin descriptions	15
Table 5.	System pin descriptions	15
Table 6.	Functional port pin descriptions	16
Table 7.	Parameter classifications	28
Table 8.	PAD3V5V field description	29
Table 9.	OSCILLATOR_MARGIN field description.	29
Table 10.	WATCHDOG_EN field description	29
Table 11.	Absolute maximum ratings	30
Table 12.	Recommended operating conditions (3.3 V)	31
Table 13.	Recommended operating conditions (5.0 V)	
Table 14.	LQFP thermal characteristics	
Table 15.	I/O input DC electrical characteristics	
Table 16.	I/O pull-up/pull-down DC electrical characteristics	
Table 17.	SLOW configuration output buffer electrical characteristics	
Table 18.	MEDIUM configuration output buffer electrical characteristics	
Table 19.	Output pin transition times	
Table 20.	I/O supply segment	
Table 21.	I/O consumption	
Table 22.	I/O weight	
Table 23.	Reset electrical characteristics	
Table 24.	Voltage regulator electrical characteristics	
Table 25.	Low voltage detector electrical characteristics	
Table 26.	Power consumption on VDD_BV and VDD_HV	
Table 27.	Program and erase specifications (code flash)	
Table 28.	Program and erase specifications (data flash)	
Table 29.	Flash module life.	
Table 30.	Flash memory read access timing	
Table 31.	Flash power supply DC electrical characteristics	
Table 32.	Start-up time/Switch-off time.	
Table 33.	EMI radiated emission measurement	
Table 34.	ESD absolute maximum ratings	
Table 35.	Latch-up results	
Table 36.	Crystal description	
Table 37.	Fast external crystal oscillator (4 to 16 MHz) electrical characteristics.	
Table 38.	FMPLL electrical characteristics	
Table 39.	Fast internal RC oscillator (16 MHz) electrical characteristics	
Table 40.	Slow internal RC oscillator (128 kHz) electrical characteristics	
Table 41.	ADC input leakage current	
Table 42.	ADC conversion characteristics	
Table 43.	On-chip peripherals current consumption	
Table 44.	DSPI characteristics	
Table 45.	JTAG characteristics.	
Table 46.	LQFP100 mechanical data	
Table 47.	LQFP64 mechanical data	
Table 48.	Order codes	



Table 49.	Order codes for engineering samples	. 82
Table 50.	Abbreviations	. 84



List of figures

Figure 1.	SPC560D30, SPC560D40 series block diagram9
Figure 2.	LQFP100 pin configuration (top view)
Figure 3.	LQFP64 pin configuration (top view)14
Figure 4.	Input DC electrical characteristics definition
Figure 5.	Start-up reset requirements
Figure 6.	Noise filtering on reset signal
Figure 7.	Voltage regulator capacitance connection
Figure 8.	Low voltage detector vs reset
Figure 9.	Crystal oscillator and resonator connection scheme
Figure 10.	Fast external crystal oscillator (4 to 16 MHz) timing diagram
Figure 11.	ADC characteristics and error definitions
Figure 12.	Input equivalent circuit (precise channels)
Figure 13.	Input equivalent circuit (extended channels)64
Figure 14.	Transient behavior during sampling phase64
Figure 15.	Spectral representation of input signal
Figure 16.	DSPI classic SPI timing – master, CPHA = 072
Figure 17.	DSPI classic SPI timing – master, CPHA = 1
Figure 18.	DSPI classic SPI timing – slave, CPHA = 073
Figure 19.	DSPI classic SPI timing – slave, CPHA = 174
Figure 20.	DSPI modified transfer format timing – master, CPHA = 074
Figure 21.	DSPI modified transfer format timing – master, CPHA = 175
Figure 22.	DSPI modified transfer format timing – slave, CPHA = 0
Figure 23.	DSPI modified transfer format timing – slave, CPHA = 1
Figure 24.	DSPI PCS strobe (PCSS) timing76
Figure 25.	Timing diagram – JTAG boundary scan
Figure 26.	LQFP100 mechanical drawing
Figure 27.	LQFP64 mechanical drawing
Figure 28.	Commercial product code structure



1 Introduction

1.1 Document overview

This document describes the device features and highlights the important electrical and physical characteristics.

1.2 Description

These 32-bit automotive microcontrollers are a family of system-on-chip (SoC) devices designed to be central to the development of the next wave of central vehicle body controller, smart junction box, front module, peripheral body, door control and seat control applications.

This family is one of a series of next-generation integrated automotive microcontrollers based on the Power Architecture technology and designed specifically for embedded applications.

The advanced and cost-efficient e200z0h host processor core of this automotive controller family complies with the Power Architecture technology and only implements the VLE (variable-length encoding) APU (auxiliary processing unit), providing improved code density. It operates at speeds of up to 48 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with the user's implementations.

The device platform has a single level of memory hierarchy and can support a wide range of on-chip static random access memory (SRAM) and internal flash memory.

Feature	Device				
	SPC560D30L1	SPC560D30L3	SPC560D40L1	SPC560D40L3	
CPU		e20	0z0h		
Execution speed		Static – u	o to 48 MHz		
Code flash memory	128	KB	256	S KB	
Data flash memory		64 KB (4	4 × 16 KB)		
SRAM	12 KB 16 KB			KB	
eDMA		16	S ch		
ADC (12-bit)	16 ch	33 ch	16 ch	33 ch	
СТU	16 ch				
Total timer I/O ⁽¹⁾ eMIOS	14 ch, 16-bit	28 ch, 16-bit	14 ch, 16-bit	28 ch, 16-bit	
– Type X ⁽²⁾	2 ch	5 ch	2 ch	5 ch	
– Туре Ү ⁽³⁾	—	9 ch	—	9 ch	
– Type G ⁽⁴⁾	7 ch	7 ch	7 ch	7 ch	

Table 2. Pictus 512K device comparison



Table 2. Pictus 512K device comparison (continued)

Feature	Device				
	SPC560D30L1	SPC560D30L3	SPC560D40L1	SPC560D40L3	
– Type H ⁽⁵⁾	4 ch	7 ch	4 ch	7 ch	
SCI (LINFlex)		3			
SPI (DSPI)		2			
CAN (FlexCAN)		1			
GPIO ⁽⁶⁾	45	79	45	79	
Debug	JTAG				
Package	LQFP64	LQFP100	LQFP64	LQFP100	

1. Refer to eMIOS chapter of device reference manual for information on the channel configuration and functions.

2. Type X = MC + MCB + OPWMT + OPWMB + OPWFMB + SAIC + SAOC

3. Type Y = OPWMT + OPWMB + SAIC + SAOC

4. Type G = MCB + IPWM + IPM + DAOC + OPWMT + OPWMB + OPWFMB + OPWMCB + SAIC + SAOC

5. Type H = IPWM + IPM + DAOC + OPWMT + OPWMB + SAIC + SAOC

6. I/O count based on multiplexing with peripherals



2 Block diagram



Figure 1 shows a top-level block diagram of the Pictus 512K device series.





Table 3 summarizes the functions of all blocks present in the Pictus 512K series of microcontrollers. Please note that the presence and number of blocks varies by device and package.

Block	Function
Analog-to-digital converter (ADC)	Multi-channel, 12-bit analog-to-digital converter
Boot assist module (BAM)	A block of read-only memory containing VLE code which is executed according to the boot mode of the device
Clock generation module (MC_CGM)	Provides logic and control required for the generation of system and peripheral clocks
Clock monitor unit (CMU)	Monitors clock source (internal and external) integrity
Cross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
Crossbar switch (XBAR)	Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width.
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices
Enhanced direct memory access (eDMA)	Performs complex data transfers with minimal intervention from a host processor via "n" programmable channels.
Enhanced modular input output system (eMIOS)	Provides the functionality to generate or measure events
Error correction status module (ECSM)	Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes
Flash memory	Provides non-volatile storage for program code, constants and variables
FlexCAN (controller area network)	Supports the standard CAN communications protocol
Frequency-modulated phase- locked loop (FMPLL)	Generates high-speed system clocks and supports programmable frequency modulation
Internal multiplexer (IMUX) SIU subblock	Allows flexible mapping of peripheral interface on the different pins of the device
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests
JTAG controller (JTAGC)	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode
LINFlex controller	Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load
Mode entry module (MC_ME)	Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications
Non-maskable interrupt (NMI)	Handles external events that must produce an immediate response, such as power down detection

Table 3. Pictus 512K series block summary



Table 3.	Pictus 512K	series block	summary	(continued)	
----------	-------------	--------------	---------	-------------	--

Block	Function
Periodic interrupt timer (PIT)	Produces periodic interrupts and triggers
Power control unit (MC_PCU)	Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called "power domains" which are controlled by the PCU
Real-time counter (RTC)	Provides a free-running counter and interrupt generation capability that can be used for timekeeping applications
Reset generation module (MC_RGM)	Centralizes reset sources and manages the device reset sequence of the device
Static random-access memory (SRAM)	Provides storage for program code, constants, and variables
System integration unit lite (SIUL)	Provides control over all the electrical pad controls and up 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration
System status and configuration module (SSCM)	Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable
System timer module (STM)	Provides a set of output compare events to support AUTOSAR (Automotive Open System Architecture) and operating system tasks
Software watchdog timer (SWT)	Provides protection from runaway code
Wakeup unit (WKPU)	Supports up to 18 external sources that can generate interrupts or wakeup events, of which 1 can cause non-maskable interrupt requests or wakeup events.

3 Package pinouts and signal descriptions

3.1 Package pinouts

The available LQFP pinouts are provided in the following figures. For pin signal descriptions, please refer to *Table 6*.







Figure 2. LQFP100 pin configuration (top view)





Figure 3 shows the Pictus 512K in the LQFP64 package.

Figure 3. LQFP64 pin configuration (top view)

3.2 Pad configuration during reset phases

All pads have a fixed configuration under reset.

During the power-up phase, all pads are forced to tristate.

After power-up phase, all pads are forced to tristate with the following exceptions:

- PA[9] (FAB) is pull-down. Without external strong pull-up the device starts fetching from flash.
- PA[8] (ABS[0]) is pull-up.
- RESET pad is driven low. This is pull-up only after PHASE2 reset completion.
- JTAG pads (TCK, TMS and TDI) are pull-up while TDO remains tristate.
- Precise ADC pads (PB[7:4] and PD[11:0]) are left tristate (no output buffer available).
- Main oscillator pads (EXTAL, XTAL) are tristate.

3.3 Voltage supply pins

Voltage supply pins are used to provide power to the device. Two dedicated pins are used for 1.2 V regulator stabilization.





Table 4. Voltage supply pin descriptions

Port pin	Function	Pin number		
	Function	LQFP64	LQFP100	
VDD_HV	Digital supply voltage	7, 28, 34, 56	15, 37, 52, 70, 84	
VSS_HV	Digital ground	6, 8, 26, 33, 55	14, 16, 35, 51, 69, 83	
VDD_LV	1.2V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest V_{SS_LV} pin.^{(1)}	11, 23, 57	19, 32, 85	
VSS_LV	1.2V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest V_{DD_LV} pin.^{(1)}	10, 24, 58	18, 33, 86	
VDD_BV	Internal regulator supply voltage	12	20	

1. A decoupling capacitor must be placed between each of the three VDD_LV/VSS_LV supply pairs to ensure stable voltage (see the recommended operating conditions in the device datasheet for details).

3.4 Pad types

In the device the following types of pads are available for system pins and functional port pins:

 $S = Slow^{(a)}$

M = Medium^{(a) (b)}

 $F = Fast^{(a)}$ (b)

I = Input only with analog feature^(a)

J = Input/Output ('S' pad) with analog feature

X = Oscillator

3.5 System pins

The system pins are listed in Table 5.

Table 5. System pin descriptions

Port pin	Function	I/O	Pad type	RESET	Pin nu	umber
Fortpill	Function	direction	rau type	configuration	LQFP64	LQFP100
RESEL	Bidirectional reset with Schmitt-Trigger characteristics and noise filter.	I/O	Μ	Input, weak pull-up only after PHASE2	9	17

b. All medium and fast pads are in slow configuration by default at reset and can be configured as fast or medium (see the PCR[SRC] description in the device reference manual).



a. See the I/O pad electrical characteristics in the device datasheet for details.

Table 5.	System pin	descriptions	(continued)
----------	------------	--------------	-------------

Port pin	Eurotion	Function I/O RESET	RESET	Pin number		
Portpin	Function	direction	rau type	configuration	LQFP64	umber LQFP100 36 34
E/(1/(E	Analog output of the oscillator amplifier circuit, when the oscillator is not in bypass mode. Analog input for the clock generator when the oscillator is in bypass mode. ⁽¹⁾	I/O	х	Tristate	27	36
XTAL	Analog input of the oscillator amplifier circuit. Needs to be grounded if oscillator is used in bypass mode. ⁽¹⁾	I	х	Tristate	25	34

1. Refer to the relevant section of the device datasheet.

3.6 Functional ports

The functional port pins are listed in Table 6.

Table 6.	Functional	port pi	n descriptions
	i anotionai	portpi	n accomptions

		Altornato			I/O	Deal	T ation	Pin number	
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	direction (2)	Pad type	RESET configuration	LQFP64	LQFP100
				Port	A				
		AF0	GPIO[0]	SIUL	I/O				
		AF1	E0UC[0]	eMIOS_0	I/O		Tristate	5	12
PA[0]	PCR[0]	AF2	CLKOUT	CGL	0	М			
		AF3	E0UC[13]	eMIOS_0	I/O				
		—	WKPU[19] ⁽³⁾	WKPU	I				
		AF0	GPIO[1]	SIUL	I/O			4	7
		AF1	E0UC[1]	eMIOS_0	I/O		Tristate		
PA[1]	PCR[1]	AF2	_	—	—	s			
י אניז	I OII[I]	AF3	—	—	—	3			
		—	NMI ⁽⁴⁾	WKPU	I				
		—	WKPU[2] ⁽³⁾	WKPU					
		AF0	GPIO[2]	SIUL	I/O				
		AF1	E0UC[2]	eMIOS_0	I/O				
PA[2]	PCR[2]	AF2	_	—	—	S	Tristate	3	5
		AF3	MA[2]	ADC	0				
		—	WKPU[3] ⁽³⁾	WKPU	Ι				



Table 6.	Functional port pin descriptions (continued)	
----------	--	--

					I/O		T ation	Pin n	umber	
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	direction (2)	Pad type	RESET configuration	LQFP64	LQFP100	
		AF0	GPIO[3]	SIUL	I/O					
		AF1	E0UC[3]	eMIOS_0	I/O					
PA[3]	PCR[3]	AF2	—	—	— 	s	S	Tristate	43	68
		AF3	CS4_0	DSPI_0	I/O					
		_	EIRQ[0]	SIUL ADC						
			ADC1_S[0]							
		AF0	GPIO[4]	SIUL	I/O					
		AF1	E0UC[4]	eMIOS_0	I/O	-	S Tristate			
PA[4]	PCR[4]	AF2	—	—	— 	S		20	29	
		AF3	CS0_1	DSPI_1	I/O					
		—	WKPU[9] ⁽³⁾	WKPU						
		AF0	GPIO[5]	SIUL	I/O					
PA[5]	PCR[5]	AF1	E0UC[5]	eMIOS_0	I/O	М	Tristate	51	79	
	[.]	AF2	—	—	—					
		AF3	—	—	_					
		AF0	GPIO[6]	SIUL	I/O				80	
		AF1	E0UC[6]	eMIOS_0	I/O					
PA[6]	PCR[6]	AF2	—	—	—	S	Tristate	52		
PA[6]		AF3	CS1_1	DSPI_1	I/O					
			EIRQ[1]	SIUL	-					
		AF0	GPIO[7]	SIUL	I/O					
		AF1	E0UC[7]	eMIOS_0	I/O					
PA[7]	PCR[7]	AF2	—	—	—	s	Tristate	44	71	
FA[7]	FON[7]	AF3	—	—	—	3	mstate	44	/ 1	
		—	EIRQ[2]	SIUL	I					
		—	ADC1_S[1]	ADC	-					
		AF0	GPIO[8]	SIUL	I/O					
		AF1	E0UC[8]	eMIOS_0	I/O					
PA[8]	PCR[8]	AF2	E0UC[14]	eMIOS_0	—	s	Input, weak	45	72	
FA[0]	FUN[0]	AF3	—	—	—	3	pull-up	40	12	
		—	EIRQ[3]	SIUL	I					
		N/A ⁽⁵⁾	ABS[0]	BAM	I					
		AF0	GPIO[9]	SIUL	I/O					
		AF1	E0UC[9]	eMIOS_0	I/O	S				
PA[9]	PCR[9]	AF2	—	_	—		Pull-down	46	73	
		AF3	CS2_1	DSPI_1	I/O					
		N/A ⁽⁵⁾	FAB	BAM	I					

Port nin					I/O		T ation	Pin n	umber
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	direction (2)	Pad type	RESET configuration	LQFP64	LQFP100
		AF0	GPIO[10]	SIUL	I/O				
		AF1	E0UC[10]	eMIOS_0	I/O				
PA[10]	PCR[10]	AF2	—	—	—	S	Tristate	47	74
		AF3	LIN2TX	LINFlex_2	0				
		—	ADC1_S[2]	ADC					
		AF0	GPIO[11]	SIUL	I/O				
		AF1	E0UC[11]	eMIOS_0	I/O				
		AF2	—	—	—				75
PA[11]	PCR[11]	AF3		_		S	Tristate	48	
		—	EIRQ[16]	SIUL					
			ADC1_S[3]	ADC					
			LIN2RX	LINFlex_2	I				
		AF0	GPIO[12]	SIUL	I/O				
PA[12]	PCR[12]	AF1	—	—	—				
		AF2	—	—	—	s	Tristate	22	31
		AF3	—	—	—	Ŭ	motato		01
		—	EIRQ[17]	SIUL	I				
		—	SIN_0	DSPI_0	I				
		AF0	GPIO[13]	SIUL	I/O				
PA[13]	PCR[13]	AF1	SOUT_0	DSPI_0	0	М	Tristate	21	30
	1 011[10]	AF2	—	—	—		motato		
		AF3	CS3_1	DSPI_1	I/O				
		AF0	GPIO[14]	SIUL	I/O				
		AF1	SCK_0	DSPI_0	I/O				
PA[14]	PCR[14]	AF2	CS0_0	DSPI_0	I/O	М	Tristate	19	28
		AF3	E0UC[0]	eMIOS_0	I/O				
		—	EIRQ[4]	SIUL	I				
		AF0	GPIO[15]	SIUL	I/O				
		AF1	CS0_0	DSPI_0	I/O				
PA[15]	PCR[15]	AF2	SCK_0	DSPI_0	I/O	М	Tristate	18	27
		AF3	E0UC[1]	eMIOS_0	I/O				
		—	WKPU[10] ⁽³⁾	WKPU	I				
				Port	В				
		AF0	GPIO[16]	SIUL	I/O				
DBIOI	PCR[16]	AF1	CAN0TX	FlexCAN_0	0	N/	Trictoto	14	23
PB[0]		AF2	—	—	—	М	Tristate	14	23
		AF3	LIN2TX	LINFlex_2	0				

 Table 6.
 Functional port pin descriptions (continued)



Table 6.	Functional port pin descriptions (continued)
----------	--

		A 14 4 -			I/O	Devi	T ation	Pin number	
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	direction (2)	Pad type	RESET configuration	LQFP64	LQFP100
		AF0	GPIO[17]	SIUL	I/O				
		AF1	—		—				
PB[1]	PCR[17]	AF2				s	Tristate	15	24
		AF3	LIN0RX WKPU[4] ⁽³⁾	LINFlex_0 WKPU					
		_	CANORX	FlexCAN_0	I				
		AF0	GPIO[18]	SIUL	I/O				
וסוסס		AF1	LINOTX	LINFlex_0	0	5.4	Triatata	64	100
PB[2]	PCR[18]	AF2		—	—	М	Tristate	64	100
		AF3	_						
		AF0	GPIO[19]	SIUL	I/O				
		AF1		—	—				
PB[3]	PCR[19]	AF2	—		—	s	Tristate	1	1
		AF3							
		_	WKPU[11] ⁽³⁾ LIN0RX	WKPU LINFlex_0					
					I				
		AF0 AF1	GPIO[20]	SIUL	I				
PR[/]	PCR[20]	AF1 AF2				I	Tristate	32	50
PB[4]	i on(20)	AF3	_	_			motato	1 1 32 50 35 53	00
		_	ADC1_P[0]	ADC	I				
		AF0	GPIO[21]	SIUL	I				
		AF1	—	—	—				
PB[5]	PCR[21]	AF2	—	—	—	- I	Tristate	35	53
		AF3	—	—	—				
		—	ADC1_P[1]	ADC	I				
		AF0	GPIO[22]	SIUL	I				
		AF1		—	—				
PB[6]	PCR[22]	AF2	—		—	I	Tristate	36	54
		AF3							
-		-	ADC1_P[2]	ADC	 				
		AF0	GPIO[23]	SIUL	I				
PB[7]	PCR[23]	AF1 AF2	_	_	_		Tristate	07	FF
		AF2 AF3			_	I	mstate	37	55
		—	ADC1_P[3]	ADC	I				

			· ·		I/O		T Ition	Pin n	umber
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	direction (2)	Pad type	RESET configuration	LQFP64	LQFP100
		AF0	GPIO[24]	SIUL	I				
		AF1	—	—	—				
PB[8]	PCR[24]	AF2		—	—	I	Tristate	30	39
		AF3		-					
		_	ADC1_S[4] WKPU[25] ⁽³⁾	ADC WKPU					
					I				
		AF0	GPIO[25]	SIUL	I				
		AF1		—	—				
PB[9]	PCR[25]	AF2		—	—	I	Tristate	29	38
		AF3		-					
		_	ADC1_S[5] WKPU[26] ⁽³⁾	ADC WKPU					
		AF0	GPIO[26]	SIUL	I/O				
	PCR[26]	AF1		_	_				
PB[10]		AF2	_			J	Tristate	31	40
[]		AF3		ADC					
		_	ADC1_S[6] WKPU[8] ⁽³⁾	WKPU					
	DODIOTI	AF0	GPIO[27]	SIUL	I/O		Tristate		59
00(141		AF1	E0UC[3]	eMIOS_0	I/O			00	
PB[11]	PCR[27]	AF2 AF3	 CS0_0	DSPI_0	— I/O	J		38	
		AF3 —	ADC1_S[12]	ADC	1/0				
		AF0	GPIO[28]	SIUL	I/O				
		AF1 AF2	E0UC[4]	eMIOS_0	I/O		Tristate	39	61
PB[12]	PCR[28]	AF2 AF3	 CS1_0	DSPI_0	0	J	Instate	39	61
		— —	ADC1_X[0]	ADC	I				
		AF0	GPIO[29]	SIUL	I/O				
DD[10]	DCD[20]	AF1	E0UC[5]	eMIOS_0	I/O		Triototo	40	63
PB[13]	PCR[29]	AF2 AF3	 CS2_0	DSPI_0	0	J	Tristate	40	03
		AF3 —	ADC1_X[1]	ADC	I				
		AF0	GPIO[30]	SIUL	I/O				65
		AF1 AF2	E0UC[6]	eMIOS_0	I/O		Trictoto	A 4	
PB[14]	PCR[30]	AF2 AF3	 CS3_0	DSPI_0	0	J	Tristate	state 41	
		нго —	ADC1_X[2]	ADC					
				ADC					

Table 6.	Functional	port p	in descri	ptions ((continued))



				I/O		r tion	Pin number		
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	direction (2)	Pad type	RESET configuration	LQFP64	LQFP100
PB[15]	PCR[31]	AF0 AF1 AF2	GPIO[31] E0UC[7] —	SIUL eMIOS_0 —	I/O I/O 	J	Tristate	42	67
[]		AF3	CS4_0 ADC1_X[3]	DSPI_0 ADC	0 1				
				Port	с				
PC[0] ⁽⁶⁾	PCR[32]	AF0 AF1 AF2 AF3	GPIO[32] — TDI —	SIUL — JTAGC	I/O I	М	Input, weak pull-up	59	87
PC[1] ⁽⁶⁾	PCR[33]	AF0 AF1 AF2 AF3	GPIO[33] — TDO —	SIUL — JTAGC —	I/O — O —	F	Tristate	54	82
PC[2]	PCR[34]	AF0 AF1 AF2 AF3 —	GPIO[34] SCK_1 — — EIRQ[5]	SIUL DSPI_1 — — SIUL	I/O I/O — I	М	Tristate	50	78
PC[3]	PCR[35]	AF0 AF1 AF2 AF3 —	GPIO[35] CS0_1 MA[0] — EIRQ[6]	SIUL DSPI_1 ADC — SIUL	I/O I/O O I	S	Tristate	49	77
PC[4]	PCR[36]	AF0 AF1 AF2 AF3 — —	GPIO[36] — — — SIN_1 EIRQ[18]	SIUL — — DSPI_1 SIUL	I/O — — — I I	М	Tristate	62	92
PC[5]	PCR[37]	AF0 AF1 AF2 AF3 —	GPIO[37] SOUT_1 — EIRQ[7]	SIUL DSPI_1 — SIUL	I/O O — I	М	Tristate	61	91
PC[6]	PCR[38]	AF0 AF1 AF2 AF3	GPIO[38] LIN1TX — —	SIUL LINFlex_1 —	I/O O —	S	Tristate	16	25



		A.U		I/O	I/O		T ation	Pin number	
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	direction (2)	Pad type	RESET configuration	LQFP64	LQFP100
		AF0	GPIO[39]	SIUL	I/O				
		AF1	—	—	—				
PC[7]	PCR[39]	AF2 AF3	_	_	—	S	Tristate	17	26
		AF5 —	LIN1RX	LINFlex_1					
		_	WKPU[12] ⁽³⁾	WKPU	I				
		AF0	GPIO[40]	SIUL	I/O				
PC[8]	PCR[40]	AF1	LIN2TX	LINFlex_2	0	s	Tristate	63	99
FC[0]		AF2	E0UC[3]	eMIOS_0	I/O	3	mstate	03	99
		AF3	_	_	_				
		AF0	GPIO[41]	SIUL	I/O				
		AF1	-	—	—				
PC[9]	PCR[41]	AF2	E0UC[7]	eMIOS_0	I/O	S	Tristate	2	2
		AF3	LIN2RX	LINFlex_2					
		_	WKPU[13] ⁽³⁾						
		AF0	GPIO[42]	SIUL	I/O				
DOI101		AF1	_	—	—	N.4	Triatata	10	00
PC[10]	PCR[42]	AF2	—	—	—	М	Tristate	13	22
		AF3	MA[1]	ADC	0				
		AF0	GPIO[43]	SIUL	I/O				
		AF1	—	—	—				
PC[11]	PCR[43]	AF2	—	_	_	S	Tristate	—	21
		AF3	MA[2] WKPU[5] ⁽³⁾	ADC	0				
				WKPU					
		AF0 AF1	GPIO[44] E0UC[12]	SIUL eMIOS_0	I/O I/O				
PC[12]	PCR[44]	AF2		enviro		м	Tristate	_	97
. 0[]		AF3	_	_	_		motato		07
		—	EIRQ[19]	SIUL	I				
		AF0	GPIO[45]	SIUL	I/O				
PC[13]	PCR[45]	AF1	E0UC[13]	eMIOS_0	I/O	s	Tristate		98
		AF2	—	—	—	Ŭ	motato		
		AF3							
		AF0	GPIO[46]	SIUL	I/O				
		AF1	E0UC[14]	eMIOS_0	I/O		Triatate		_
PC[14]	PCR[46]	AF2 AF3	_	_	_	S	Tristate	—	3
		— AFS	EIRQ[8]	SIUL					
				0.02	ı				

 Table 6.
 Functional port pin descriptions (continued)



Table 6.	Func	lional por	pin descrip		inueu)				
		A 14			I/O	Deal	T ation	Pin number	
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	direction (2)	Pad type	RESET configuration	LQFP64	LQFP100
		AF0	GPIO[47]	SIUL	I/O				
		AF1	E0UC[15]	eMIOS_0	I/O				
PC[15]	PCR[47]	AF2	—	—	—	М	Tristate	—	4
		AF3	—	—					
			EIRQ[20]	SIUL					
				Port	D				
		AF0	GPIO[48]	SIUL	I				
		AF1	—	—	—				
PD[0]	PCR[48]	AF2	—	—	—	1	Tristate	_	41
r.1		AF3	(2)	—					
		_	WKPU[27] ⁽³⁾	WKPU					
			ADC1_P[4]	ADC					
		AF0	GPIO[49]	SIUL	I				
		AF1		_	_				
PD[1]	PCR[49]	AF2 AF3	_	_	_	Т	Tristate	—	42
		AF3 —	— WKPU[28] ⁽³⁾						
			ADC1_P[5]	ADC					
		AF0	GPIO[50]	SIUL					
		AF1		510L					
PD[2]	PCR[50]	AF2	_	_	_	I	Tristate	_	43
. – [–]		AF3	_	_	_				
		_	ADC1_P[6]	ADC	I				
		AF0	GPIO[51]	SIUL	I				
		AF1	—	—	—				
PD[3]	PCR[51]	AF2	—	—	—	I.	Tristate	—	44
		AF3	—	—	—				
		—	ADC1_P[7]	ADC	I				
		AF0	GPIO[52]	SIUL	I				
		AF1	—	—	—				
PD[4]	PCR[52]	AF2		—	—	I	Tristate	—	45
		AF3		_	_				
		—	ADC1_P[8]	ADC	I				
		AF0	GPIO[53]	SIUL	I				
DDICI		AF1	—	—	_	,	Triototo		40
PD[5]	PCR[53]	AF2 AF3	—		_	I	Tristate	_	46
		AF3 —	— ADC1_P[9]	ADC					

 Table 6.
 Functional port pin descriptions (continued)



					I/O		T ation	Pin number	
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	direction (2)	Pad type	RESET configuration	LQFP64	LQFP100
		AF0	GPIO[54]	SIUL	I				
DDIel		AF1	—	—	—		Triatata		47
PD[6]	PCR[54]	AF2 AF3	_	_		I	Tristate		47
		—	ADC1_P[10]	ADC	I				
		AF0	GPIO[55]	SIUL	l				
		AF1	—	—	—				
PD[7]	PCR[55]	AF2	—	—	—	Ι	Tristate	—	48
		AF3	—	—	—				
		—	ADC1_P[11]	ADC	Ι				
		AF0	GPIO[56]	SIUL	I				
		AF1	—	—	—				
PD[8]	PCR[56]	AF2	—	—	—	I	Tristate	—	49
		AF3	—	—	—				
		—	ADC1_P[12]	ADC	I				
		AF0	GPIO[57]	SIUL	I				
		AF1	—	—	—				
PD[9]	PCR[57]	AF2	—	—	—	Ι	Tristate	—	56
		AF3	_	_					
		—	ADC1_P[13]	ADC	I				
		AF0	GPIO[58]	SIUL	I				
		AF1	—	—	—				
PD[10]	PCR[58]	AF2	—	—	—	I	Tristate	—	57
		AF3		ADC					
		—	ADC1_P[14]						
		AF0	GPIO[59]	SIUL	I				
		AF1	_	_	_		Triatata		50
PD[11]	PCR[59]	AF2 AF3		_		I	Tristate		58
		AF3 —	 ADC1_P[15]	ADC	-				
		AF0	GPIO[60]	SIUL	I/O				
		AF1	CS5_0	DSPI_0	0				
PD[12]	PCR[60]	AF2	 E0UC[24]	eMIOS_0	I/O	J	Tristate	_	60
		AF3		_	—				
		—	ADC1_S[8]	ADC	I				
		AF0	GPIO[61]	SIUL	I/O				
		AF1	CS0_1	DSPI_1	I/O				
PD[13]	PCR[61]	AF2	E0UC[25]	eMIOS_0	I/O	J	Tristate	—	62
		AF3	—	—	—				
		—	ADC1_S[9]	ADC	l				

 Table 6.
 Functional port pin descriptions (continued)



Table 6.	Func	lional port	pin descrip	tions (cont	inuea)				
					I/O		atio	Pin nu	umber
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	direction (2)	Pad type	RESET configuration	LQFP64	LQFP100
		AF0	GPIO[62]	SIUL	I/O				
		AF1	CS1_1	DSPI_1	0				
PD[14]	PCR[62]	AF2	E0UC[26]	eMIOS_0	I/O	J	Tristate	—	64
		AF3	—	-	_				
		—	ADC1_S[10]	ADC	I				
		AF0	GPIO[63]	SIUL	I/O				
		AF1	CS2_1	DSPI_1	0				
PD[15]	PCR[63]	AF2	E0UC[27]	eMIOS_0	I/O	J	Tristate	—	66
		AF3	—	—	—				
		—	ADC1_S[11]	ADC	I				
				Port	E				
		AF0	GPIO[64]	SIUL	I/O				
		AF1	E0UC[16]	eMIOS_0	I/O				
PE[0]	PCR[64]	AF2	—	—	—	S	Tristate	—	6
		AF3	—	—	—				
		—	WKPU[6] ⁽³⁾	WKPU	I				
		AF0	GPIO[65]	SIUL	I/O				
	DODIGEI	AF1	E0UC[17]	eMIOS_0	I/O	NA	Triatata		0
PE[1]	PCR[65]	AF2	—	—	—	М	Tristate	_	8
		AF3	—	—	—				
		AF0	GPIO[66]	SIUL	I/O				
		AF1	E0UC[18]	eMIOS_0	I/O				
	DODION	AF2	_	—	—		Tristate		00
PE[2]	PCR[66]	AF3		—	—	М	Tristate	_	89
		—	EIRQ[21]	SIUL	I				
		—	SIN_1	DSPI_1	l I				
		AF0	GPIO[67]	SIUL	I/O				
		AF1	E0UC[19]	eMIOS_0	I/O	NA	Triatata		00
PE[3]	PCR[67]	AF2	SOUT_1	DSPI_1	0	М	Tristate	_	90
		AF3	—	—	—				
		AF0	GPIO[68]	SIUL	I/O				
		AF1	E0UC[20]	eMIOS_0	I/O				
PE[4]	PCR[68]	AF2	SCK_1	DSPI_1	I/O	М	Tristate	_	93
		AF3	_	—	_				
		—	EIRQ[9]	SIUL	I				
		AF0	GPIO[69]	SIUL	I/O				
סרורי		AF1	E0UC[21]	eMIOS_0	I/O	МА	Triototo		0.1
PE[5]	PCR[69]	AF2	CS0_1	DSPI_1	I/O	М	Tristate	_	94
		AF3	MA[2]	ADC	0				

Table 6.	Functional port pin descriptions (continued)
----------	--



57

		A 14 4			I/O	Deal	T ation	Pin number	
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	direction (2)	Pad type	RESET configuration	LQFP64	LQFP100
PE[6]	PCR[70]	AF0 AF1 AF2 AF3 —	GPIO[70] E0UC[22] CS3_0 MA[1] EIRQ[22]	SIUL eMIOS_0 DSPI_0 ADC SIUL	I/O I/O O I	М	Tristate	_	95
PE[7]	PCR[71]	AF0 AF1 AF2 AF3 —	GPIO[71] E0UC[23] CS2_0 MA[0] EIRQ[23]	SIUL eMIOS_0 DSPI_0 ADC SIUL	I/O I/O O I	М	Tristate	_	96
PE[8]	PCR[72]	AF0 AF1 AF2 AF3	GPIO[72] — E0UC[22] —	SIUL — eMIOS_0 —	I/O — I/O —	М	Tristate	_	9
PE[9]	PCR[73]	AF0 AF1 AF2 AF3 —	GPIO[73] — E0UC[23] — WKPU[7] ⁽³⁾	SIUL eMIOS_0 WKPU	I/O — I/O — I	S	Tristate	_	10
PE[10]	PCR[74]	AF0 AF1 AF2 AF3 —	GPIO[74] — CS3_1 — EIRQ[10]	SIUL — DSPI_1 — SIUL	I/O - -	S	Tristate	_	11
PE[11]	PCR[75]	AF0 AF1 AF2 AF3 —	GPIO[75] E0UC[24] CS4_1 — WKPU[14] ⁽³⁾	SIUL eMIOS_0 DSPI_1 — WKPU	1/0 1/0 -	S	Tristate	_	13
PE[12]	PCR[76]	AF0 AF1 AF2 AF3 —	GPIO[76] — — ADC1_S[7] EIRQ[11]	SIUL — — ADC SIUL	I/O — — — — —	S	Tristate	_	76
		I		Port	Н	I		I	I

 Table 6.
 Functional port pin descriptions (continued)

		Alternate function ⁽¹⁾	Eurotion	Peripheral	I/O direction (2)	Pad type	T ation	Pin number	
Port pin PC	PCR						RESET configuratio	LQFP64	LQFP100
		AF0	GPIO[121]	SIUL	I/O				
PH[9] ⁽⁶⁾	PCR[121]	AF1		—	—	S	Input, weak pull-up	60	88
г ц[а], ,	FUN[121]	AF2	TCK	JTAGC	I				
		AF3	—	—	—				
		AF0	GPIO[122]	SIUL	I/O				
PH[10] ⁽⁶		AF1		—	—	c	Input, weak	50	01
	PCR[122]	AF2	TMS	JTAGC	I	S	pull-up	53	81
		AF3	—	—	—				

Table 6. Functional port pin descriptions (con	ontinued)
--	-----------

 Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIUL module. PCR.PA = 00 → AF0; PCR.PA = 01 → AF1; PCR.PA = 10 → AF2; PCR.PA = 11 → AF3. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to '1', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "—".

2. Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.

3. All WKPU pins also support external interrupt capability. See "wakeup unit" chapter of the device reference manual for further details.

- 4. NMI has higher priority than alternate function. When NMI is selected, the PCR.AF field is ignored.
- 5. "Not applicable" because these functions are available only while the device is booting. Refer to "BAM" chapter of the device reference manual for details.
- Out of reset all the functional pins except PC[0:1] and PH[9:10] are available to the user as GPIO. PC[0:1] are available as JTAG pins (TDI and TDO respectively). PH[9:10] are available as JTAG pins (TCK and TMS respectively). If the user configures these JTAG pins in GPIO mode the device is no longer compliant with IEEE 1149.1 2001.



ΔΥ/

4 Electrical characteristics

4.1 Introduction

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level (V_{DD} or V_{SS}). This can be done by the internal pull-up or pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

4.2 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in *Table 7* are used and the parameters are tagged accordingly in the tables where appropriate.

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
с	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Table 7. Parameter classifications

Note: The classification is shown in the column labeled "C" in the parameter tables where appropriate.



4.3 NVUSRO register

Bit values in the Non-Volatile User Options (NVUSRO) Register control portions of the device configuration, namely electrical parameters such as high voltage supply and oscillator margin, as well as digital functionality (watchdog enable/disable after reset).

For a detailed description of the NVUSRO register, please refer to the device reference manual.

4.3.1 NVUSRO[PAD3V5V] field description

The DC electrical characteristics are dependent on the PAD3V5V bit value. *Table 8* shows how NVUSRO[PAD3V5V] controls the device configuration.

Table 8.PAD3V5V field description

Value ⁽¹⁾	Description
0	High voltage supply is 5.0 V
1	High voltage supply is 3.3 V

1. Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

4.3.2 NVUSRO[OSCILLATOR_MARGIN] field description

The fast external crystal oscillator consumption is dependent on the OSCILLATOR_MARGIN bit value. *Table 9* shows how NVUSRO[OSCILLATOR_MARGIN] controls the device configuration.

Table 9. OSCILLATOR_MARGIN field description

Value ⁽¹⁾	Description
0	Low consumption configuration (4 MHz/8 MHz)
1	High margin configuration (4 MHz/16 MHz)

1. Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

4.3.3 NVUSRO[WATCHDOG_EN] field description

The watchdog enable/disable configuration after reset is dependent on the WATCHDOG_EN bit value. *Table 9* shows how NVUSRO[WATCHDOG_EN] controls the device configuration.

Table 10. WATCHDOG_EN field description

Value ⁽¹⁾	Description
0	Disable after reset
1	Enable after reset

1. Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.



57

4.4 Absolute maximum ratings

Table 11. Absolute maximum ratings	Table 11.	Absolute	maximum	ratings
------------------------------------	-----------	----------	---------	---------

Symbol Parameter		Devenueter	Conditions	Va	11	
		Parameter	Conditions	Min	Max	Unit
V _{SS}		Digital ground on VSS_HV pins	—	0	0	V
V_{DD}	SR	Voltage on VDD_HV pins with respect to ground (V _{SS})	_	-0.3	6.0	v
V _{SS_LV}	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V _{SS})	—	V _{SS} -0.1	V _{SS} + 0.1	v
V	SR	Voltage on VDD_BV (regulator supply)	—	-0.3	6.0	v
V _{DD_BV}	эп	pin with respect to ground (V_{SS})	Relative to V _{DD}	$V_{DD} - 0.3$	V _{DD} + 0.3	
V _{SS_ADC}	SR	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V _{SS})	_	V _{SS} – 0.1	V _{SS} + 0.1	V
		Voltage on VDD_HV_ADC (ADC	—	-0.3	6.0	
V _{DD_ADC} SI	SR	reference) pin with respect to ground (V _{SS})	Relative to V _{DD}	V _{DD} – 0.3	V _{DD} + 0.3	V
V	сD	Voltage on any GPIO pin with respect to	—	-0.3	6.0	v
V _{IN}	эп	ground (V _{SS})	Relative to V _{DD}	$V_{DD} - 0.3$	V _{DD} + 0.3	
I _{INJPAD}	SR	Injected input current on any pin during overload condition	_	-10	10	mA
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	—	-50	50	mA
	00	Sum of all the static I/O current within a	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	70	
I _{AVGSEG}	SR	SRI(1) F	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	64	mA
ICORELV	SR	Low voltage static current sink through VDD_BV	_	_	150	mA
T _{STORAGE}	SR	Storage temperature	_	-55	150	°C

1. Supply segments are described in Section 4.7.5, I/O pad current specification.

Note: Stresses exceeding the recommended absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ($V_{IN} > V_{DD}$ or $V_{IN} < V_{SS}$), the voltage on pins with respect to ground (V_{SS}) must not exceed the recommended values.



4.5 Recommended operating conditions

Symbol		C Parameter		Conditions	Va	11	
Symbo	1	C	Parameter	Conditions	Min Max		Unit
V_{SS}	SR	_	Digital ground on VSS_HV pins	—	0	0	V
V _{DD} ⁽¹⁾	SR	_	Voltage on VDD_HV pins with respect to ground (V _{SS})	—	3.0	3.6	v
V _{SS_LV} ⁽²⁾	SR	_	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V _{SS})	—	V _{SS} - 0.1	V _{SS} + 0.1	v
V _{DD_BV} ⁽³⁾	(3) 00		Voltage on VDD_BV pin (regulator supply) with	—	3.0	3.6	v
VDD_BV`	SR		respect to ground (V _{SS})	Relative to V _{DD}	$V_{DD} - 0.1$	V _{DD} + 0.1	v
V _{SS_ADC}	SR		Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V _{SS})	—	V _{SS} -0.1	V _{SS} + 0.1	v
V _{DD_ADC}	SR		Voltage on VDD_HV_ADC pin (ADC reference)	—	3.0 ⁽⁵⁾	3.6	v
(4)	эп		with respect to ground (V _{SS})	Relative to V _{DD}	$V_{DD}-0.1$	V _{DD} + 0.1	v
M	SR		Voltage on any GPIO pin with respect to ground	—	$V_{SS} - 0.1$	—	v
V _{IN}	эп		(V _{SS})	Relative to V _{DD}	—	V _{DD} + 0.1	v
I _{INJPAD}	SR	_	Injected input current on any pin during overload condition	_	-5	5	mA
I _{INJSUM}	SR		Absolute sum of all injected input currents during overload condition	_	-50	50	mA
TV _{DD}	SR		V _{DD} slope to ensure correct power up ⁽⁶⁾	_	3.0 ⁽⁷⁾	250 x 10 ³ (0.25 [V/μs])	V/s

Table 12. Recommended operating conditions (3.3 V)

1. 100 nF capacitance needs to be provided between each V_{DD}/V_{SS} pair.

- 2. 330 nF capacitance needs to be provided between each $V_{DD_{L}V}/V_{SS_{L}V}$ supply pair.
- 470 nF capacitance needs to be provided between V_{DD_BV} and the nearest V_{SS_LV} (higher value may be needed depending on external regulator characteristics).
- 4. 100 nF capacitance needs to be provided between V_{DD_ADC}/V_{SS_ADC} pair.
- Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below V_{LVDHVL}, device is reset.
- 6. Guaranteed by device validation
- 7. Minimum value of TV_{DD} must be guaranteed until V_{DD} reaches 2.6 V (maximum value of V_{PORH})

Table 13. Recommended operating conditions (5.0 V)

Symbol C		<u>ر</u>	Parameter	Conditions	Va	Unit			
	Symbol		C	Farameter	Conditions	Min	Max		onne
l	V_{SS}	SR		Digital ground on VSS_HV pins	—	0	0	V	
Ī	V _{DD} ⁽¹⁾ SR —		DD ⁽¹⁾ SR Voltage on VDD_HV pins with respect to ground		_	4.5	5.5	V	
	V DD` '	on		(V _{SS})	Voltage drop ⁽²⁾	3.0	5.5	ľ	



Symbol		с	Devemeter	Conditions	Va	lue	Unit
Symbo		J	C Parameter Conditions		Min	Max	Unit
V _{SS_LV} ⁽³⁾	SR	_	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V _{SS})	—	V _{SS} – 0.1	V _{SS} + 0.1	v
	V _{DD_BV} ⁽⁴⁾ SR — Voltage on VDD_BV pin (regulator supply) with		—	4.5	5.5		
V _{DD_BV} ⁽⁴⁾			Voltage on VDD_BV pin (regulator supply) with respect to ground (V _{SS})	Voltage drop ⁽²⁾	3.0	5.5	V
				Relative to V _{DD}	$V_{DD} - 0.1$	V _{DD} + 0.1	
V _{SS_ADC}	SR	_	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V _{SS}	_	V _{SS} – 0.1	V _{SS} + 0.1	v
V _{DD_ADC} (5) SF				—	4.5	5.5	
			Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V _{SS})	Voltage drop ⁽²⁾	3.0	5.5	V
				Relative to V _{DD}	$V_{DD}{-}0.1$	V _{DD} + 0.1	
V _{IN}	SR		Voltage on any GPIO pin with respect to ground	_	$V_{SS}{-}0.1$	—	v
V IN	511		(V _{SS})	Relative to V_{DD}	_	V _{DD} + 0.1	v
I _{INJPAD}	SR		Injected input current on any pin during overload condition	_	-5	5	mA
I _{INJSUM}	SR		Absolute sum of all injected input currents during overload condition	_	-50	50	mA
TV _{DD}	SR		V_{DD} slope to ensure correct power up ⁽⁶⁾	_	3.0 ⁽⁷⁾	250 x 10 ³ (0.25 [V/μs])	V/s

Table 13.	Recommended o	perating conditions ((5.0 V)	(continued)
-----------	---------------	-----------------------	---------	-------------

1. 100 nF capacitance needs to be provided between each V_{DD}/V_{SS} pair.

2. Full device operation is guaranteed by design when the voltage drops below 4.5 V down to 3.6 V. However, certain analog electrical characteristics will not be guaranteed to stay within the stated limits.

3. 330 nF capacitance needs to be provided between each $V_{\text{DD_LV}}/V_{\text{SS_LV}}$ supply pair.

4. 470 nF capacitance needs to be provided between V_{DD_BV} and the nearest V_{SS_LV} (higher value may be needed depending on external regulator characteristics).

5. 100 nF capacitance needs to be provided between V_{DD_ADC}/V_{SS_ADC} pair.

6. Guaranteed by device validation

7. Minimum value of TV_{DD} must be guaranteed until V_{DD} reaches 2.6 V (maximum value of V_{PORH})

Note: SRAM data retention is guaranteed with $V_{DD_{LV}}$ not below 1.08 V.

4.6 Thermal characteristics

4.6.1 Package thermal characteristics

Table 14.	LQFP thermal	characteristics ⁽¹⁾
1able 14.		characteristics ?

Sym	bol	С	Parameter	Conditions ⁽²⁾		Value	Unit														
				Cingle lover beard to	LQFP64	72.1															
Б	сс	L	Р	Р	Р	Thermal resistance, junction-to-ambient natural	Single-layer board —1s	LQFP100	65.2	°C/W											
$R_{\theta J A}$	00		convection ⁽³⁾	Four-layer board — 2s2p	LQFP64	57.3	0/10														
				Four-layer board — 252p	LQFP100	51.8															
Б			П	П	_	_	_	_			Thermal resistance, junction-to-board ⁽⁴⁾	Four-layer board — 2s2p	LQFP64	44.1	°C/W						
$R_{\theta JB}$	00		memai resistance, junction-to-board	Four-layer board — 252p	LQFP100	41.3	0/10														
		D			Р							П						Cingle lover board to	LQFP64	26.5	
Б																Thermal resistance, junction-to-case ⁽⁵⁾	Single-layer board — 1s	LQFP100	23.9	°C/W	
R _{0JC} CC	CC				LQFP64	26.2															
				Four-layer board — 2s2p	LQFP100	23.7															
		D Junction-to-board thermal characterization parameter, natural convection		Cingle lover board to	LQFP64	41															
)T(~~		D	D	D	D	D	C D	ср	ср	ср	D	D	D	Junction-to-board thermal characterization	Single-layer board — 1s	LQFP100	41.6	°C/W		
Ψ_{JB}	CC														parameter, natural convection		LQFP64	43			
			Four-layer board — 2s2p	LQFP100	43.4	1															
				Cingle lover board to	LQFP64	11.5															
)1(~~	C D	CD		Junction-to-case thermal characterization	Single-layer board — 1s	LQFP100	10.4	°C/W												
Ψ_{JC}					parameter, natural convection	Four lover board 0:00	LQFP64	11.1													
				Four-layer board — 2s2p	LQFP100	10.2															

1. Thermal characteristics are targets based on simulation that are subject to change per device characterization.

2. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125 °C

Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-7. Thermal test board meets
JEDEC specification for this package. When Greek letters are not available, the symbols are typed as R_{thJA}.

 Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package. When Greek letters are not available, the symbols are typed as R_{thJB}.

 Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer. When Greek letters are not available, the symbols are typed as R_{thJC}.

4.6.2 Power considerations

The average chip-junction temperature, T_J , in degrees Celsius, may be calculated using *Equation 1*:



Equation 1 $T_J = T_A + (P_D \times R_{\theta JA})$

Where:

 T_A is the ambient temperature in °C.

 $R_{\theta JA}$ is the package junction-to-ambient thermal resistance, in °C/W.

 P_D is the sum of P_{INT} and $P_{I/O}$ ($P_D = P_{INT} + P_{I/O}$).

 $\mathsf{P}_{\mathsf{INT}}$ is the product of I_{DD} and V_{DD} , expressed in watts. This is the chip internal power.

 $P_{I/O}$ represents the power dissipation on input and output pins; user determined.

Most of the time for the applications, $P_{I/O} < P_{INT}$ and may be neglected. On the other hand, $P_{I/O}$ may be significant, if the device is configured to continuously drive external modules and/or memories.

An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is given by:

Equation 2 $P_D = K / (T_J + 273 °C)$

Therefore, solving equations 1 and 2:

Equation 3 K = $P_D x (T_A + 273 °C) + R_{\theta JA} x P_D^2$

Where:

K is a constant for the particular part, which may be determined from *Equation 3* by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J may be obtained by solving equations *1* and *2* iteratively for any value of T_A .

4.7 I/O pad electrical characteristics

4.7.1 I/O pad types

The device provides four main I/O pad types depending on the associated alternate functions:

- Slow pads—These pads are the most common pads, providing a good compromise between transition time and low electromagnetic emission.
- Medium pads—These pads provide transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
- Input only pads—These pads are associated to ADC channels (ADC_P[X]) providing low input leakage.

Medium pads can use slow configuration to reduce electromagnetic emission except for PC[1], that is medium only, at the cost of reducing AC performance.

4.7.2 I/O input DC characteristics

Table 15 provides input DC electrical characteristics as described in Figure 4.







Figure 4. Input DC electrical characteristics definition

Table 15.	I/O input DC	electrical	characteristics
-----------	--------------	------------	-----------------

Symb	Symbol C Parameter Conditions ⁽¹⁾				Unit								
Synto		C	Falancici	Conditions		Min	Тур	Мах	Omi				
V _{IH}	SR	Р	Input high level CMOS (Schmitt Trigger)	_	-	0.65V _{DD}	_	V _{DD} +0.4	V				
V _{IL}	SR	Р	Input low level CMOS (Schmitt Trigger)	_		-0.4	_	0.35V _{DD}	v				
V _{HYS}	сс		Input hysteresis CMOS (Schmitt Trigger)	—		0.1V _{DD}	_	_	v				
		D				$T_A = -40 \ ^\circ C$	_	2	200				
	сс	сс	сс	D			T _A = 25 °C	_	2	200			
I _{LKG}				сс	сс	сс	сс	сс	D	Digital input leakage	No injection on adjacent pin	T _A = 85 °C	_
		D			T _A = 105 °C	_	12	500					
				Ρ			T _A = 125 °C	—	70	1000			
W _{FI} ⁽²⁾	SR	Ρ	Digital input filtered pulse			_	_	40	ns				
W _{NFI} ⁽²⁾	SR	Ρ	Digital input not filtered pulse	_	-	1000	_	_	ns				

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

2. In the range from 40 to 1000 ns, pulses can be filtered or not filtered, according to operating temperature and voltage.



57

4.7.3 I/O output DC characteristics

The following tables provide DC characteristics for bidirectional pads:

- *Table 16* provides weak pull figures. Both pull-up and pull-down resistances are supported.
- *Table 17* provides output driver characteristics for I/O pads when in SLOW configuration.
- *Table 18* provides output driver characteristics for I/O pads when in MEDIUM configuration.

Symbol		_	Deveneter	Conditions ⁽¹⁾		Value			
		С	Parameter			Min	Тур	Max	Unit
ll _{WPU} l	сс	Ρ	absolute value	$V_{IN} = V_{IL}, V_{DD} = 5.0 V \pm 10\%$	PAD3V5V = 0	10	—	150	μA
		С			$PAD3V5V = 1^{(2)}$	10	—	250	
		Ρ		$V_{IN} = V_{IL}, V_{DD} = 3.3 \text{ V} \pm 10\%$	PAD3V5V = 1	10	—	150	
	сс	Ρ	C Weak pull-down current absolute value	$V_{IN} = V_{IH}, V_{DD} = 5.0 \text{ V} \pm 10\%$	PAD3V5V = 0	10	—	150	μΑ
I _{WPD}		С			$PAD3V5V = 1^{(2)}$	10	_	250	
		Ρ		$V_{IN} = V_{IH}, V_{DD} = 3.3 \text{ V} \pm 10\%$	PAD3V5V = 1	10	—	150	

 Table 16.
 I/O pull-up/pull-down DC electrical characteristics

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

 The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

Symbol		0	Parameter	Conditions ⁽¹⁾		V	Unit		
Jym	1001	C	Faiametei	Conditions		Min	Тур	Max	onn
V _{OH}	сс	Ρ	Output high level SLOW configuration		$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	0.8V _{DD}	_	_	v
		С			I _{OH} = −2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁽²⁾	0.8V _{DD}	_	_	
		С			$I_{OH} = -1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$ (recommended)	V _{DD} - 0.8	_		
V _{OL}	сс	Ρ		Push Pull	$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	_	_	0.1V _{DD}	v
		С	Output low level SLOW configuration		I _{OL} = 2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁽²⁾	_	—	0.1V _{DD}	
		С			$I_{OL} = 1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$ (recommended)			0.5	

Table 17.	SLOW configuration output buffer electrical characteristics
-----------	---

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified


2. The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

Symbol C		6	Parameter	Conditions ⁽¹⁾		Value			Unit
				Conditions		Min	Тур	Max	Unit
		С			I _{OH} = −3.8 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	0.8V _{DD}	_	_	
		Ρ			I _{OH} = −2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	0.8V _{DD}		_	
V _{OH}	сс	()	Output high level MEDIUM configuration	Push Pull	I _{OH} = −1 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁽²⁾	0.8V _{DD}		_	v
		с			I _{OH} = −1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	V _{DD} - 0.8		_	
		С			I _{OH} = −100 μA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	0.8V _{DD}			
		С	с		I _{OL} = 3.8 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_		0.2V _{DD}	
		Ρ			$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	_		0.1V _{DD}	
V _{OL}	сс	(:	Output low level MEDIUM configuration	Push Pull	I _{OL} = 1 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁽²⁾	_		0.1V _{DD}	v
		С			I _{OL} = 1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	_	_	0.5	
		С			l _{OL} = 100 μA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0			0.1V _{DD}	

Table 18.	MEDIUM configuration output buffer electrical characteristics
-----------	---

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

2. The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.



4.7.4 Output pin transition times

Symbol		<u>ر</u>	Parameter		Conditions ⁽¹⁾	Value			Unit
J		C	Falameter		Conditions	Min	Тур	Max	Unit
		D		C _L = 25 pF		—	—	50	
		Т		C _L = 50 pF	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$		—	100	
	t _{tr} CC C		Output transition time output pin ⁽²⁾	C _L = 100 pF			—	125	
۲tr			SLOW configuration	C _L = 25 pF	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1		—	50	ns
		Т		C _L = 50 pF			—	100	
		D		C _L = 100 pF			—	125	
		D		C _L = 25 pF	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 SIUL.PCRx.SRC = 1 V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 SIUL.PCRx.SRC = 1		—	10	-
	t _{tr} CC	Т	Output transition time output	C _L = 50 pF			—	20	
				C _L = 100 pF			—	40	ne
۲tr				C _L = 25 pF		—	—	12	ns
		Т		C _L = 50 pF			—	25	
		D		C _L = 100 pF			—	40	

Table 19.Output pin transition times

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

2. C_L includes device and package capacitances ($C_{PKG} < 5 \text{ pF}$).

4.7.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in *Table 20*.

Table 21 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the I_{AVGSEG} maximum value.

Table 20.	I/O supply segment

Package	Supply segment					
Fachage	1	2	3	4		
LQFP100	pin 16 – pin 35	pin 37 – pin 69	pin 70 – pin 83	pin 84 – pin 15		
LQFP64	pin 8 – pin 26	pin 28 – pin 55	pin 56 – pin 7	—		



Table 21.I/O consumption

Symbol		с	Parameter	Condit			Value		Unit									
Symbol		C Parameter		Conditions		Min	Тур	Max	Onn									
I _{SWTSLW} ⁽²⁾	<u> </u>	П	Dynamic I/O current for SLOW	C ₁ = 25 pF	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	_	20	mA									
'SWTSLW` ´	00	U	configuration	ΟL = 23 μr	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	_	16	IIIA									
(2)	<u> </u>	П	Dynamic I/O current for MEDIUM	C ₁ = 25 pF	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0		_	29	mA									
I _{SWTMED} ⁽²⁾		U	configuration	0 _L = 25 pr	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1		_	17	mA									
				C _L = 25 pF, 2 MHz		_	_	2.3										
			Root mean square I/O current for SLOW configuration	C _L = 25 pF, 4 MHz	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0		—	3.2	- mA									
	~~			C _L = 100 pF, 2 MHz			—	6.6										
IRMSSLW				C _L = 25 pF, 2 MHz		_	_	1.6										
												$C_L = 25 \text{ pF}, 4 \text{ MHz}$ $V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1		—	2.3			
				C _L = 100 pF, 2 MHz		_	—	4.7	1									
				C _L = 25 pF, 13 MHz		_	_	6.6										
												Dest mean square	C _L = 25 pF, 40 MHz	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0		—	13.4	1
	сс	П	Root mean square I/O current for MEDIUM configuration	C _L = 100 pF, 13 MHz		_	—	18.3	- mA									
IRMSMED				C _L = 25 pF, 13 MHz		—	—	5										
				C _L = 25 pF, 40 MHz	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	—	8.5										
				C _L = 100 pF, 13 MHz		_	_	11										
	0.5	_	Sum of all the static	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ P}_{C}$	AD3V5V = 0	_	_	70										
IAVGSEG	SR	D I/O current within a supply segment		V _{DD} = 3.3 V ± 10%, PAD3V5V = 1		_	_	65	mA									

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

2. Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

Table 22 provides the weight of concurrent switching I/Os.

In order to ensure device functionality, the sum of the weight of concurrent switching I/Os on a single segment should remain below 100%.

	LQFP100/LQFP64					
Pad	Weig	ht 5 V	Weight 3.3 V			
	$SRC^{(2)} = 0$	SRC = 1	SRC = 0	SRC = 1		
PB[3]	9%	9%	10%	10%		
PC[9]	8%	8%	10%	10%		



Table 22. I/O weight ⁽¹⁾ (continu
--

	LQFP100/LQFP64						
Pad	Weigh	nt 5 V	Weight 3.3 V				
	$SRC^{(2)} = 0$	SRC = 1	SRC = 0	SRC = 1			
PC[14]	8%	8%	10%	10%			
PC[15]	8%	11%	9%	10%			
PA[2]	8%	8%	9%	9%			
PE[0]	7%	7%	9%	9%			
PA[1]	7%	7%	8%	8%			
PE[1]	7%	10%	8%	8%			
PE[8]	6%	9%	8%	8%			
PE[9]	6%	6%	7%	7%			
PE[10]	6%	6%	7%	7%			
PA[0]	5%	7%	6%	7%			
PE[11]	5%	5%	6%	6%			
PC[11]	7%	7%	9%	9%			
PC[10]	8%	11%	9%	10%			
PB[0]	8%	11%	9%	10%			
PB[1]	8%	8%	10%	10%			
PC[6]	8%	8%	10%	10%			
PC[7]	8%	8%	10%	10%			
PA[15]	8%	11%	9%	10%			
PA[14]	7%	11%	9%	9%			
PA[4]	7%	7%	8%	8%			
PA[13]	7%	10%	8%	9%			
PA[12]	7%	7%	8%	8%			
PB[9]	1%	1%	1%	1%			
PB[8]	1%	1%	1%	1%			
PB[10]	5%	5%	6%	6%			
PD[0]	1%	1%	1%	1%			
PD[1]	1%	1%	1%	1%			
PD[2]	1%	1%	1%	1%			
PD[3]	1%	1%	1%	1%			
PD[4]	1%	1%	1%	1%			
PD[5]	1%	1%	1%	1%			
PD[6]	1%	1%	1%	1%			



	LQFP100/LQFP64					
Pad	Weigl	nt 5 V	Weight 3.3 V			
	SRC ⁽²⁾ = 0	SRC = 1	SRC = 0	SRC = 1		
PD[7]	1%	1%	1%	1%		
PD[8]	1%	1%	1%	1%		
PB[4]	1%	1%	1%	1%		
PB[5]	1%	1%	1%	1%		
PB[6]	1%	1%	1%	1%		
PB[7]	1%	1%	1%	1%		
PD[9]	1%	1%	1%	1%		
PD[10]	1%	1%	1%	1%		
PD[11]	1%	1%	1%	1%		
PB[11]	9%	9%	11%	11%		
PD[12]	8%	8%	10%	10%		
PB[12]	8%	8%	10%	10%		
PD[13]	8%	8%	9%	9%		
PB[13]	8%	8%	9%	9%		
PD[14]	7%	7%	9%	9%		
PB[14]	7%	7%	8%	8%		
PD[15]	7%	7%	8%	8%		
PB[15]	6%	6%	7%	7%		
PA[3]	6%	6%	7%	7%		
PA[7]	4%	4%	5%	5%		
PA[8]	4%	4%	5%	5%		
PA[9]	4%	4%	5%	5%		
PA[10]	5%	5%	6%	6%		
PA[11]	5%	5%	6%	6%		
PE[12]	5%	5%	6%	6%		
PC[3]	5%	5%	6%	6%		
PC[2]	5%	7%	6%	6%		
PA[5]	5%	6%	5%	6%		
PA[6]	4%	4%	5%	5%		
PC[1]	5%	17%	4%	12%		
PC[0]	6%	9%	7%	8%		
PE[2]	7%	10%	8%	9%		
	1			1		

 Table 22.
 I/O weight⁽¹⁾ (continued)



	LQFP100/LQFP64					
Pad	Weig	ht 5 V	Weight 3.3 V			
	SRC ⁽²⁾ = 0	SRC = 1	SRC = 0	SRC = 1		
PE[3]	7%	10%	9%	9%		
PC[5]	8%	11%	9%	10%		
PC[4]	8%	11%	9%	10%		
PE[4]	8%	12%	10%	10%		
PE[5]	8%	12%	10%	11%		
PE[6]	9%	12%	10%	11%		
PE[7]	9%	12%	10%	11%		
PC[12]	9%	13%	11%	11%		
PC[13]	9%	9%	11%	11%		
PC[8]	9%	9%	11%	11%		
PB[2]	9%	13%	11%	12%		

Table 22.	I/O weight ⁽¹⁾	(continued)
-----------	---------------------------	-------------

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

2. SRC: "Slew Rate Control" bit in SIU_PCR

4.8 **RESET** electrical characteristics

The device implements a dedicated bidirectional RESET pin.



Figure 5. Start-up reset requirements





Figure 6. Noise filtering on reset signal

Table 23. Reset electrical cha	racteristics
--------------------------------	--------------

Symbol		С	Parameter	Conditions ⁽¹⁾		Unit			
Symb	0I	C	Farameter	Conditions	Min	Тур	Max	Unit	
V _{IH}	SR	Ρ	Input High Level CMOS (Schmitt Trigger)	_	0.65V _{DD}	_	V _{DD} + 0.4	V	
V _{IL}	SR	Р	Input low Level CMOS (Schmitt Trigger)	_	-0.4	_	0.35V _{DD}	V	
V _{HYS}	сс	С	Input hysteresis CMOS (Schmitt Trigger)	_	0.1V _{DD}	_	_	v	
				Push Pull, $I_{OL} = 2 \text{ mA}$, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	_	_	0.1V _{DD}		
V _{OL}	V _{OL} CC F	СР	P Outpu	Output low level	Push Pull, I _{OL} = 1 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁽²⁾	—	_	0.1V _{DD}	v
		1	Push Pull, $I_{OL} = 1 \text{ mA}$, V _{DD} = 3.3 V \pm 10%, PAD3V5V = 1 (recommended)			0.5			

Symbol				Conditions(1)	Value						
Symbo	nbol C Parameter Conditions ⁽¹⁾	Conditions	Min	Тур	Max	Unit					
							C _L = 25 pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0		_	10	
				C _L = 50 pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	—	20				
t _{tr} CC D		Output transition time D output pin ⁽³⁾ MEDIUM configuration	C _L = 100 pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0		_	40					
			C _L = 25 pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	—	12	ns				
					C _L = 50 pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	—	25			
				C _L = 100 pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	—	40				
W _{FRST}	SR		RESET input filtered pulse	_	_	_	40	ns			
W _{NFRST}	SR		RESET input not filtered pulse	—	1000	—	_	ns			
				V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	10	—	150				
I _{WPU}	сс	P Weak pull-up current absolute value	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	10	—	150	μA				
					$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^{(4)}$	10	—	250			

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

2. This is a transient configuration during power-up, up to the end of reset PHASE2 (refer to RGM module section of the device reference manual).

3. C_L includes device and package capacitance ($C_{PKG} < 5 \text{ pF}$).

 The configuration PAD3V5 = 1 when V_{DD} = 5 V is only transient configuration during power-up. All pads but RESET are configured in input or in high impedance state.

4.9 **Power management electrical characteristics**

4.9.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply V_{DD_LV} from the high voltage ballast supply V_{DD_BV} . The regulator itself is supplied by the common I/O supply V_{DD} . The following supplies are involved:

- HV: High voltage external power supply for voltage regulator module. This must be provided externally through V_{DD} power pin.
- BV: High voltage external power supply for internal ballast module. This must be provided externally through V_{DD_BV} power pin. Voltage values should be aligned with V_{DD}.
- LV: Low voltage internal power supply for core, FMPLL and flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability



capacitor. It is further split into four main domains to ensure noise isolation between critical LV modules within the device:

- LV_COR: Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.
- LV_CFLA: Low voltage supply for code flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.
- LV_DFLA: Low voltage supply for data flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.
- LV_PLL: Low voltage supply for FMPLL. It is shorted to LV_COR through double bonding.



Figure 7. Voltage regulator capacitance connection

The internal voltage regulator requires external capacitance (C_{REGn}) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH.

Each decoupling capacitor must be placed between each of the three V_{DD_LV}/V_{SS_LV} supply pairs to ensure stable voltage (see *Section 4.5, Recommended operating conditions*).



Symbol		~	Devemeter	Conditions ⁽¹⁾		Unit			
		C Parameter		Conditions	Min	Тур	Тур Мах		
C _{REGn}	SR		Internal voltage regulator external capacitance	—	200	_	500	nF	
R _{REG}	SR	_	Stability capacitor equivalent serial resistance	Range: 10 kHz to 20 MHz	—	_	0.2	Ω	
	0.0		D	V _{DD_BV} /V _{SS_LV} pair: V _{DD_BV} = 4.5 V to 5.5 V	100 ⁽³⁾	470 ⁽⁴⁾			
C _{DEC1}	SR	_	Decoupling capacitance ⁽²⁾ ballast	V _{DD_BV} /V _{SS_LV} pair: V _{DD_BV} = 3 V to 3.6 V	400	470		- nF	
C _{DEC2}	SR		Decoupling capacitance regulator supply	V _{DD} /V _{SS} pair	10	100	_	nF	
V	сс	Т	Main regulator output voltage	Before exiting from reset	—	1.32	—	v	
V _{MREG}	00	Ρ	iviain regulator output voltage	After trimming	1.16	1.28	—	V	
I _{MREG}	SR		Main regulator current provided to V _{DD_LV} domain	_	—	—	150	mA	
I	сс	D	Main regulator module current	I _{MREG} = 200 mA	_	—	2	mA	
IMREGINT	00		nsumption I _{MREG} = 0 mA		_	—	1		
V _{LPREG}	СС	Ρ	Low-power regulator output voltage	After trimming	1.16	1.28	—	V	
I _{LPREG}	SR		Low power regulator current provided to $V_{DD_{LV}}$ domain	_	_	_	15	mA	
1		сс	D	Low-power regulator module current	I _{LPREG} = 15 mA; T _A = 55 °C	_	_	600	μA
ILPREGINT	00		consumption	$I_{LPREG} = 0 \text{ mA};$ $T_A = 55 \text{ °C}$		5	_	μΑ	
V _{ULPREG}	сс		Ultra low power regulator output voltage	After trimming	1.16	1.28	_	V	
I _{ULPREG}	SR		Ultra low power regulator current provided to V _{DD_LV} domain	_	_	_	5	mA	
	сс	D	Ultra low power regulator module	I _{ULPREG} = 5 mA; T _A = 55 °C		_	100	Δ	
IULPREGINT			current consumption	I _{ULPREG} = 0 mA; T _A = 55 °C	_ 2 -			– μΑ	
I _{DD_BV}	сс	D	In-rush average current on V _{DD_BV} during power-up ⁽⁵⁾	_	_	_	300 ⁽⁶⁾	mA	

Table 24. Vol	tage regulator	electrical	characteristics
---------------	----------------	------------	-----------------

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

2. This capacitance value is driven by the constraints of the external voltage regulator supplying the V_{DD_BV} voltage. A typical value is in the range of 470 nF.

3. This value is acceptable to guarantee operation from 4.5 V to 5.5 V.

4. External regulator and capacitance circuitry must be capable of providing I_{DD_BV} while maintaining supply V_{DD_BV} in operating range.

 In-rush average current is seen only for short time during power-up and on standby exit (maximum 20 µs, depending on external capacitances to be loaded).



 The duration of the in-rush current depends on the capacitance placed on LV pins. BV decoupling capacitors must be sized accordingly. Refer to I_{MREG} value for minimum amount of current to be provided in cc.

4.9.2 Low voltage detector electrical characteristics

The device implements a power-on reset (POR) module to ensure correct power-up initialization, as well as five low voltage detectors (LVDs) to monitor the V_{DD} and the $V_{DD_{LV}}$ voltage while device is supplied:

- POR monitors V_{DD} during the power-up phase to ensure device is maintained in a safe reset state (refer to RGM Destructive Event Status (RGM_DES) Register flag F_POR in device reference manual)
- LVDHV3 monitors V_{DD} to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27 in device reference manual)
- LVDHV3B monitors V_{DD_BV} to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27_VREG in device reference manual)
- LVDHV5 monitors V_{DD} when application uses device in the 5.0 V ± 10% range (refer to RGM Functional Event Status (RGM_FES) Register flag F_LVD45 in device reference manual)
- LVDLVCOR monitors power domain No. 1 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD1 in device reference manual)
- LVDLVBKP monitors power domain No. 0 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD0 in device reference manual)



Figure 8. Low voltage detector vs reset

5/

Symbol		с	Barametar	Conditions ⁽¹⁾	Value			Unit
Symbol	Symbol C Parameter		Conditions	Min	Тур	Max	Unit	
V _{PORUP}	SR	Ρ	Supply for functional POR module		1.0	_	5.5	V
V _{PORH}	СС	Ρ	Power-on reset threshold		1.5	_	2.6	V
V _{LVDHV3H}	СС	Т	LVDHV3 low voltage detector high threshold			—	2.95	V
V _{LVDHV3L}	СС	Ρ	LVDHV3 low voltage detector low threshold		2.6	_	2.9	V
V _{LVDHV3BH}	СС	Ρ	LVDHV3B low voltage detector high threshold	T _A = 25 °C,		_	2.95	V
V _{LVDHV3BL}	СС	Ρ	LVDHV3B low voltage detector low threshold	after trimming	2.6	—	2.9	V
V _{LVDHV5H}	СС	Т	LVDHV5 low voltage detector high threshold		_	_	4.5	V
V _{LVDHV5L}	СС	Ρ	LVDHV5 low voltage detector low threshold		3.8	_	4.4	V
V _{LVDLVCORL}	СС	Ρ	LVDLVCOR low voltage detector low threshold	1.		_	1.16	V
V _{LVDLVBKPL}	СС	Ρ	LVDLVBKP low voltage detector low threshold		1.08		1.16	V

Table 25.	Low voltage detector electrical characteristics
-----------	---

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

4.10 Power consumption

Table 26 provides DC electrical characteristics for significant application modes. These values are indicative values; actual consumption depends on the application.

Table 26.	Power consum	ption on VDD	_BV and VDD_HV

Symbol		с	Parameter	Conditions ⁽¹⁾		Value			Unit
		C	Farameter			Min	Тур	Max	Unit
I _{DDMAX} ⁽²⁾	сс	1)	RUN mode maximum average current	_		_	90	130 ⁽³⁾	mA
		Т		f _{CPU} = 8 MHz		_	7	—	
I _{DDRUN} ⁽⁴⁾ CC	~~	Т	RUN mode typical average current ⁽⁵⁾	f _{CPU} = 16 MHz		_	18	—	mA
	CC	Т	4	f _{CPU} = 32 MHz		_	29	—	mA
		Ρ		f _{CPU} = 48 MHz		_	40	100	
	сс	C HAL	HALT mode current ⁽⁶⁾		T _A = 25 °C	_	8	15	mA
IDDHALT	00				T _A = 125 °C	_	14	25	ШA
		Р		Slow internal RC appillator	T _A = 25 °C	_	180	700 ⁽⁸⁾	
		D			T _A = 55 °C	_	500	—	μA
IDDSTOP	сс	D	STOP mode current ⁽¹⁾		T _A = 85 °C	_	1	6 ⁽⁸⁾	
		D		. , - 3	T _A = 105 °C		2	9 ⁽⁸⁾	mA
		Ρ			T _A = 125 °C		4.5	12 ⁽⁸⁾	





Table 26.	Power consump	tion on VDD_	BV and VDD	_HV (continued))
-----------	---------------	--------------	------------	-----------------	---

Symbol		с	Parameter	Conditions ⁽¹⁾			Value		Unit
Symbol	Symbol		Farameter	Conditions		Min	Тур	Max	Unit
		Ρ			T _A = 25 °C	_	30	100	
		D			T _A = 55 °C	_	75	_	
I _{DDSTDBY}	сс	D	STANDBY mode current ⁽⁹⁾	Slow internal RC oscillator (128 kHz) running	T _A = 85 °C	_	180	700	μA
		D			T _A = 105 °C		315	1000	
		Ρ			T _A = 125 °C	_	560	1700	

1. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125 °C, unless otherwise specified

2. Running consumption does not include I/Os toggling which is highly dependent on the application. The given value is thought to be a worst case value with all peripherals running, and code fetched from code flash while modify operation ongoing on data flash. Notice that this value can be significantly reduced by application: switch off not used peripherals (default), reduce peripheral frequency through internal prescaler, fetch from RAM most used functions, use low power mode when possible.

- 3. Higher current may be sinked by device during power-up and standby exit. Please refer to in-rush average current on *Table 24*.
- 4. RUN current measured with typical application with accesses on both flash memory and SRAM.
- Only for the "P" classification: Code fetched from SRAM: serial IPs CAN and LIN in loop-back mode, DSPI as Master, PLL as system clock (3 × Multiplier) peripherals on (eMIOS/CTU/ADC) and running at maximum frequency, periodic SW/WDG timer reset enabled.
- 6. Data flash power down. Code flash in low power. SIRC (128 kHz) and FIRC (16 MHz) on. 10 MHz XTAL clock. FlexCAN: 0 ON (clocked but no reception or transmission). LINFlex: instances: 0, 1, 2 ON (clocked but no reception or transmission), instance: 3 clocks gated. eMIOS: instance: 0 ON (16 channels on PA[0]–PA[11] and PC[12]–PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication). RTC/API ON.PIT ON. STM ON. ADC ON but no conversion except 2 analog watchdogs.
- 7. Only for the "P" classification: No clock, FIRC (16 MHz) off, SIRC (128 kHz) on, PLL off, HPVreg off, ULPVreg/LPVreg on. All possible peripherals off and clock gated. Flash in power down mode.
- 8. When going from RUN to STOP mode and the core consumption is > 6 mA, it is normal operation for the main regulator module to be kept on by the on-chip current monitoring circuit. This is most likely to occur with junction temperatures exceeding 125 °C and under these circumstances, it is possible for the current to initially exceed the maximum STOP specification by up to 2 mA. After entering stop, the application junction temperature will reduce to the ambient level and the main regulator will be automatically switched off when the load current is below 6 mA.
- 9. Only for the "P" classification: ULPVreg on, HP/LPVreg off, 16 KB SRAM on, device configured for minimum consumption, all possible modules switched off.

4.11 Flash memory electrical characteristics

The data flash operation depends strongly on the code flash operation. If code flash is switched-off, the data flash is disabled.

4.11.1 **Program/Erase characteristics**

Table 27 shows the program and erase characteristics.

Table 27. Program and erase specifications (code flash)

					Va	lue			
Symbol		С	Parameter	Min	Typ ⁽¹⁾	Initial max ⁽²⁾	Max ⁽³⁾	Unit	÷
t _{dwprogram}	СС	С	Double word (64 bits) program time ⁽⁴⁾		22	50	500	μs	
t _{16Kpperase}	СС	С	16 KB block preprogram and erase time		300	500	5000	ms	



Table 27. Program and erase specifications (code flash)

					Va	lue		
Symbol		С	Parameter	Min	Typ ⁽¹⁾	Initial max ⁽²⁾	Max ⁽³⁾	Unit
t _{32Kpperase}	СС	С	32 KB block preprogram and erase time		400	600	5000	ms
t _{128Kpperase}	СС	С	128 KB block preprogram and erase time		800	1300	7500	ms
t _{esus}	СС	С	Erase suspend latency	_		30	30	μs

1. Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

2. Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

3. The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.

4. Actual hardware programming times. This does not include software overhead.

Table 28. Program and erase specifications (data flash)

					Va	lue		
Symbol		С	Parameter	Min	Typ ⁽¹⁾	Initial max ⁽²⁾	Max ⁽³⁾	Unit
t _{swprogram}	СС	С	Single word (32 bits) program time ⁽⁴⁾	_	30	70	300	μs
t _{16Kpperase}	СС	С	16 KB block preprogram and erase time		700	800	1500	ms
t _{Bank_D}	СС	С	64 KB block preprogram and erase time	_	1900	2300	4800	ms

1. Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

2. Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

3. The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.

4. Actual hardware programming times. This does not include software overhead.

Table 29. Flash module life

Symbo		С	Parameter	Conditions		Value		Unit
Symbo	"	C	Falameter	Conditions	Min	Тур	Max	Unit
			Number of program/erase	16 KB blocks	100000	—		cycles
P/E CC		С	cycles per block over the operating temperature range	32 KB blocks	10000	100000	_	cycles
			T _J)	128 KB blocks	1000	100000	—	cycles
		c c		Blocks with 0–1000 P/E cycles	20	_	_	
Retention	сс		С	Minimum data retention at 85 °C average ambient temperature ⁽¹⁾	Blocks with 1001–10000 P/E cycles	10	_	_
				Blocks with 10001–100000 P/E cycles	5	—	_	

1. Ambient temperature averaged over application duration. It is recommended not to exceed the product operating temperature range.



ECC circuitry provides correction of single bit faults and is used to improve further automotive reliability results. Some units will experience single bit corrections throughout the life of the product with no impact to product reliability.

Table 30. Flash memory read access timing

Symbo	mbol C Parameter		Conditions (1)	Max	Unit	
f _{CFREAD}			maximum working requerey for reading code hash memory at given	2 wait states	48	MHz
'UFREAD	C number of wait states in worst conditions		number of wait states in worst conditions	0 wait states	20	
f _{DFREAD}	сс		Maximum working frequency for reading data flash memory at given number of wait states in worst conditions	6 wait states	48	MHz

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

4.11.2 Flash power supply DC characteristics

Table 31 shows the power supply DC characteristics on external supply.

Note: Power supply for data flash is actually provided by code flash; this means that data flash cannot work if code flash is not powered.

Table 31. Flash power supply DC electrical characteristics

Symbol		С	Parameter	Conditions ⁽¹⁾			Value			
Symbo		C	Falameter	Conditions		Min	Тур	Max	Unit	
I _{CFREAD}				Flash module read	Code flash			33	mA	
I _{DFREAD}	СС	D	V_{DDHV} and V_{DDBV} on read access	f _{CPU} = 48 MHz	Data flash			4	mA	
I _{CFMOD}			Sum of the current consumption on	Program/Erase on-going	Code flash			33	mA	
IDFMOD	сс	D	V_{DDHV} and V_{DDBV} on matrix modification (program/erase) while reading flash registers $f_{CPU} = 48 \text{ MHz}$		Data flash	_	_	6	mA	
I _{FLPW}	сс	D	Sum of the current consumption on V_{DDHV} and V_{DDBV} during flash low-power mode	_	Code flash	_	_	910	μA	
I _{CFPWD}	СС		Sum of the current consumption on		Code flash			125	μA	
IDFPWD	сс	D	V _{DDHV} and V _{DDBV} during flash power-down mode	_	Data flash	_	_	25	μA	

1. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125 °C, unless otherwise specified

4.11.3 Start-up/Switch-off timings

Table 32. Start-up time/Switch-off time

Symbol		с	Parameter	Conditions ⁽¹⁾		Value		Unit
Symbol			Falanciel	Conditions	Min	Тур	Max	Onit
t	С	т	Delay for flash module to exit reset mode	Code flash	—	—	125	μs
^I FLARSTEXIT	С		Delay for hash module to exit reset mode	Data flash			150	μs



Symbol		с	Parameter	Conditions ⁽¹⁾		Value		Unit
Symbol		C	Falameter	Conditions	Min	Тур	Max	Unit
t _{FLALPEXIT}	C C	Т	Delay for flash module to exit low-power mode ⁽²⁾	Code flash	_	_	0.5	μs
+	С	т	Delay for flash module to exit power-down	Code flash	—	—	30	μs
t _{FLAPDEXIT}	С		mode	Data flash	—	—	30 ⁽³⁾	μs
t _{FLALPENTRY}	C C	т	Delay for flash module to enter low-power mode	Code flash	_	_	0.5	μs
t	С	т	Delay for flash module to enter power-	Code flash	—	—	1.5	μs
^t FLAPDENTRY	С	1	down mode	Data flash	_		4 ⁽³⁾	μs

 Table 32.
 Start-up time/Switch-off time (continued)

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

2. Data flash does not support low-power mode

3. If code flash is already switched-on.

4.12 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

4.12.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user apply EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

- Software recommendations The software flowchart must include the management of runaway conditions such as:
 - Corrupted program counter
 - Unexpected reset
 - Critical data corruption (control registers...)
- Prequalification trials Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see the application note *Software Techniques For Improving Microcontroller EMC Performance* (AN1015)).

4.12.2 Electromagnetic interference (EMI)

The product is monitored in terms of emission based on a typical application. This emission test conforms to the IEC 61967-1 standard, which specifies the general conditions for EMI measurements.



Symb	Symbol C		Parameter	Conditions			Value			
Symb			Farameter	Conditions		Min	Тур	Max	Unit	
—	SR		Scan range	— 0		0.150	_	1000	MHz	
f _{CPU}	SR		Operating frequency	—		—	48	—	MHz	
V _{DD_LV}	SR		LV operating voltages	_		—	1.28	—	V	
e	~~~	т	Deals lavel	LQFP100 package	No PLL frequency modulation	_	_	18	dBµV	
SEMI	S _{EMI} CC T			Test conforming to IEC 61967-2, f _{OSC} = 8 MHz/f _{CPU} = 48 MHz	± 2% PLL frequency modulation	_	_	14	dBµV	

Table 33.	EMI radiated	emission	measurement ⁽¹⁾⁽²⁾
-----------	--------------	----------	-------------------------------

1. EMI testing and I/O port waveforms per IEC 61967-1, -2, -4

2. For information on conducted emission and susceptibility measurement (norm IEC 61967-4), please contact your local marketing representative.

4.12.3 Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n + 1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard. For more details, refer to the application note *Electrostatic Discharge Sensitivity Measurement* (AN1181).

Table 34.	ESD absolute maximum ratings ⁽	1) (2)
-----------	---	--------

Symbol		С	Ratings	Conditions	Class	Max value	Unit
V _{ESD(HBM)}	C C	Т	Electrostatic discharge voltage (Human Body Model)	$T_A = 25 \degree C$ conforming to AEC-Q100-002	H1C	2000	V
V _{ESD(MM)}	C C	Т	Electrostatic discharge voltage (Machine Model)	$T_A = 25 \degree C$ conforming to AEC-Q100-003	M2	200	V
V	С	т	Electrostatic discharge voltage (Charged Device Model)	T _A = 25 °C	C2A	500	
V _{ESD(CDM)}	С	1	(Charged Device Model)	conforming to AEC-Q100-011	C3A 750 (corners)		V

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

2. A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.



Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

Table 35. Latch-up results

Syr	nbol	С	Parameter	Conditions	Class
LU	сс	Т		T _A = 125 °C conforming to JESD 78	II level A





4.13 Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

The device provides an oscillator/resonator driver. *Figure 9* describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.

Table 36 provides the parameter description of 4 MHz to 16 MHz crystals used for the design simulations.



Figure 9. Crystal oscillator and resonator connection scheme



57

Nominal frequency (MHz)	NDK crystal reference	Crystal equivalent series resistance (ESR) Ω	Crystal motional capacitance (C _m) fF	Crystal motional inductance (L _m) mH	Load on xtalin/xtalout C ₁ = C ₂ (pF) ⁽¹⁾	Shunt capacitance between xtalout and xtalin C0 ⁽²⁾ (pF)
4	NX8045GB	300	2.68	591.0	21	2.93
8		300	2.46	160.7	17	3.01
10		150	2.93	86.6	15	2.91
12	NX5032GA	120	3.11	56.5	15	2.93
16		120	3.90	25.3	10	3.00

Table 36.Crystal description

1. The values specified for C1 and C2 are the same as used in simulations. It should be ensured that the testing includes all the parasitics (from the board, probe, crystal, etc.) as the AC / transient behavior depends upon them.

2. The value of C0 specified here includes 2 pF additional capacitance for parasitics (to be seen with bond-pads, package, etc.).



Figure 10. Fast external crystal oscillator (4 to 16 MHz) timing diagram

Table 37.	Fast external cr	vstal oscillator (4	4 to 16 MHz	electrical characteristics

Symbol		<u>ر</u>	Parameter	Parameter Conditions ⁽¹⁾		Value		Unit
Symbol		C Parameter		Conditions	Min	Тур	Max	Unit
f _{FXOSC}	SR		Fast external crystal oscillator frequency	_	4.0	_	16.0	MHz



Symbol		с	Devemeter	Parameter Conditions ⁽¹⁾		Value		Unit
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
	сс	с		V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 OSCILLATOR_MARGIN = 0	2.2	_	8.2	
0	сс	Ρ	Fast external crystal	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 OSCILLATOR_MARGIN = 0	2.0	_	7.4	mA/V
9mFXOSC	сс	С	oscillator transconductance	$V_{DD} = 3.3 V \pm 10\%,$ PAD3V5V = 1 OSCILLATOR_MARGIN = 1	2.7		9.7	nn-v v
	сс	С		$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0 OSCILLATOR_MARGIN = 1	2.5		9.2	
V _{FXOSC}	сс	т	Oscillation amplitude at	f _{OSC} = 4 MHz, OSCILLATOR_MARGIN = 0	1.3		_	v
▼FXOSC		•	EXTAL	f _{OSC} = 16 MHz, OSCILLATOR_MARGIN = 1	1.3		—	v
V _{FXOSCOP}	СС	Ρ	Oscillation operating point	_	_	0.95		V
I _{FXOSC} ⁽²⁾	сс	т	Fast external crystal oscillator consumption	_	_	2	3	mA
+	сс	т	Fast external crystal	f _{OSC} = 4 MHz, OSCILLATOR_MARGIN = 0			6	
t _{FXOSCSU}		1	oscillator start-up time	f _{OSC} = 16 MHz, OSCILLATOR_MARGIN = 1	—	_	1.8	ms
V _{IH}	SR	Ρ	Input high level CMOS (Schmitt Trigger)	Oscillator bypass mode	0.65V _{DD}	_	V _{DD} +0.4	V
V _{IL}	SR	Ρ	Input low level CMOS (Schmitt Trigger)	Oscillator bypass mode	-0.4	_	0.35V _{DD}	V

Table 37.	Fast external crystal oscillator	(4 to 16 MHz) electrical	characteristics (continued)
-----------	----------------------------------	--------------------------	-----------------------------

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

2. Stated values take into account only analog module consumption but not the digital contributor (clock tree and enabled peripherals)



57

4.14 **FMPLL electrical characteristics**

The device provides a frequency-modulated phase-locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver.

Symbo	Symbol		Parameter	Conditions ⁽¹⁾	Value			Unit
Symbo		С	Falameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN}	SR	_	FMPLL reference clock ⁽²⁾	—	4		48	MHz
Δ_{PLLIN}	SR		FMPLL reference clock duty cycle ⁽²⁾	—	40	_	60	%
f _{PLLOUT}	СС	D	FMPLL output clock frequency	—	16	_	48	MHz
f _{VCO} ⁽³⁾	VCO ⁽³⁾ CC F		VCO frequency without frequency modulation	—	256		512	MHz
VCO`	00		VCO frequency with frequency		245	_	533	
f _{CPU}	SR		System clock frequency	—	—	_	48	MHz
f _{FREE}	СС	Ρ	Free-running frequency	—	20	_	150	MHz
t _{LOCK}	СС	Ρ	FMPLL lock time	Stable oscillator (f _{PLLIN} = 16 MHz)	_	40	100	μs
Δt_{LTJIT}	сс		FMPLL long term jitter	f _{PLLIN} = 16 MHz (resonator), f _{PLLCLK} at 48 MHz, 4000 cycles	_	_	10	ns
I _{PLL}	СС	С	FMPLL consumption	T _A = 25 °C		_	4	mA

Table 38.	FMPLL electrical characteristics

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

2. PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify f_{PLLIN} and Δ_{PLLIN} .

3. Frequency modulation is considered $\pm 4\%$.

4.15 Fast internal RC oscillator (16 MHz) electrical characteristics

The device provides a 16 MHz fast internal RC oscillator (FIRC). This is used as the default clock at the power-up of the device.

Symbol		<u>د</u>	Parameter	Conditions ⁽¹⁾	Value			Unit
		C	Falameter	Conditions	Min	Тур	Max	Onit
	СС	Ρ	Fast internal RC oscillator high	T _A = 25 °C, trimmed	—	16	—	MHz
[†] FIRC	SR		frequency	_	12	12	20	11/11/12
I _{FIRCRUN} ⁽²⁾	сс	Т	Fast internal RC oscillator high frequency current in running mode	T _A = 25 °C, trimmed			200	μΑ



Symbol	I	с	Parameter	6	nditions ⁽¹⁾	Value			Unit
Symbol		C	Falameter			Min	Тур	Max	Unit
I _{FIRCPWD}	сс	D	Fast internal RC oscillator high frequency current in power down mode	T _A = 25 °C		_	_	10	μA
			Fast internal RC oscillator high		sysclk = off	—	500	_	
					sysclk = 2 MHz	_	600	_	
	сс	Т	frequency and system clock	T _A = 25 °C	sysclk = 4 MHz		700		μA
			current in stop mode		sysclk = 8 MHz	— 900	_		
					sysclk = 16 MHz	—	1250		
t _{FIRCSU}	сс	С	Fast internal RC oscillator start- up time	V _{DD} = 5.0 V ± 10%		_	1.1	2.0	μs
$\Delta_{FIRCPRE}$	сс	С	Fast internal RC oscillator precision after software trimming of f _{FIRC}	T _A = 25 °C	T _A = 25 °C		_	1	%
$\Delta_{FIRCTRIM}$	сс		Fast internal RC oscillator trimming step	T _A = 25 °C		_	1.6		%
∆ _{FIRCVAR}	сс	С	Fast internal RC oscillator variation in temperature and supply with respect to f_{FIRC} at $T_A = 55$ °C in high-frequency configuration		_	-5	_	5	%

Table 39.	Fast internal RC oscillator (16 MHz) electrical characteristics (continued)
-----------	---

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

2. This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

4.16 Slow internal RC oscillator (128 kHz) electrical characteristics

The device provides a 128 kHz slow internal RC oscillator (SIRC). This can be used as the reference clock for the RTC module.

Ī	Symbol		~	C Parameter	Conditions ⁽¹⁾	Value			Unit
	Бутвої		C	Parameter	Conditions	Min	Тур	Max	Onit
Ī	f _{SIRC}	СС	Ρ	Slow internal RC oscillator low	T _A = 25 °C, trimmed	_	128		kHz
		SR		frequency	—	100	_	150	KI IZ
Ī	I _{SIRC} ⁽²⁾	сс		Slow internal RC oscillator low frequency current	T _A = 25 °C, trimmed	_	_	5	μA
ſ	tsircsu	сс	Ρ	Slow internal RC oscillator start-up time	T _A = 25 °C, V _{DD} = 5.0 V ± 10%		8	12	μs

Table 40. Slow internal RC oscillator (128 kHz) electrical characteristics



Symbol	Symbol C		Parameter	Conditions ⁽¹⁾		Unit		
Symbol			Parameter		Min	Тур	Max	Unit
$\Delta_{SIRCPRE}$	сс	с	Slow internal RC oscillator precision after software trimming of f _{SIRC}	T _A = 25 °C	-2	_	2	%
		с	Slow internal RC oscillator trimming step	_	_	2.7	_	70
ASIRCVAR	сс		Slow internal RC oscillator variation in temperature and supply with respect to f_{SIRC} at $T_A = 55$ °C in high frequency configuration	High frequency configuration	-10	_	10	%

Table 40.	Slow internal RC oscillator (128 kHz) electrical characteristics (continued)
-----------	--

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

2. This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.



4.17 ADC electrical characteristics

4.17.1 Introduction

57

The device provides a 12-bit Successive Approximation Register (SAR) analog-to-digital converter.



Figure 11. ADC characteristics and error definitions

4.17.2 Input impedance and ADC accuracy

In the following analysis, the input circuit corresponding to the precise channels is considered.

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; furthermore, it sources charge during the sampling phase, when the analog signal source is a high-impedance source.

A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: being C_S and C_{p2} substantially two switched capacitances, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with C_S+C_{p2} equal to 3 pF, a resistance of 330 k Ω is obtained ($R_{EQ} = 1 / (f_c \times (C_S+C_{p2}))$), where f_c represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on C_S+C_{p2}) and the sum of $R_S + R_F$ the external circuit must be designed to respect the *Equation 4*:

Equation 4

$$V_A \bullet \frac{R_S + R_F}{R_{EQ}} < \frac{1}{2}LSB$$

Equation 4 generates a constraint for external network design, in particular on a resistive path.





Figure 12. Input equivalent circuit (precise channels)



57



Figure 13. Input equivalent circuit (extended channels)

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances C_F , C_{P1} and C_{P2} are initially charged at the source voltage V_A (refer to the equivalent circuit in *Figure 13*): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch close).



Figure 14. Transient behavior during sampling phase



In particular two different transient periods can be distinguished:

1. A first and quick charge transfer from the internal capacitance C_{P1} and C_{P2} to the sampling capacitance C_S occurs (C_S is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which C_{P2} is reported in parallel to C_{P1} (call $C_P = C_{P1} + C_{P2}$), the two capacitances C_P and C_S are in series, and the time constant is

Equation 5

$$\tau_1 = (\mathbf{R}_{SW} + \mathbf{R}_{AD}) \bullet \frac{\mathbf{C}_{\mathbf{P}} \bullet \mathbf{C}_S}{\mathbf{C}_{\mathbf{P}} + \mathbf{C}_S}$$

Equation 5 can again be simplified considering only C_S as an additional worst condition. In reality, the transient is faster, but the A/D converter circuitry has been designed to be robust also in the very worst case: the sampling time t_s is always much longer than the internal time constant:

Equation 6

$$\tau_1 < (R_{SW} + R_{AD}) \bullet C_S \ll t_s$$

The charge of C_{P1} and C_{P2} is redistributed also on C_S , determining a new value of the voltage V_{A1} on the capacitance according to *Equation 7*:

Equation 7

$$V_{A1} \bullet (C_{S} + C_{P1} + C_{P2}) = V_{A} \bullet (C_{P1} + C_{P2})$$

2. A second charge transfer involves also C_F (that is typically bigger than the on-chip capacitance) through the resistance R_L : again considering the worst case in which C_{P2} and C_S were in parallel to C_{P1} (since the time constant in reality would be faster), the time constant is:

Equation 8

$$\tau_2 < R_L \bullet (C_S + C_{P1} + C_{P2})$$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time t_s , a constraints on R_L sizing is obtained:

Equation 9

$$10 \bullet \tau_2 = 10 \bullet R_L \bullet (C_S + C_{P1} + C_{P2}) < t_s$$

Of course, R_L shall be sized also according to the current limitation constraints, in combination with R_S (source impedance) and R_F (filter resistance). Being C_F definitively bigger than C_{P1} , C_{P2} and C_S , then the final voltage V_{A2} (at the end of the charge transfer transient) will be much higher than V_{A1} . *Equation 10* must be respected (charge balance assuming now C_S already charged at V_{A1}):



Equation 10

$$V_{A2} \bullet (C_S + C_{P1} + C_{P2} + C_F) = V_A \bullet C_F + V_{A1} \bullet (C_{P1} + C_{P2} + C_S)$$

The two transients above are not influenced by the voltage source that, due to the presence of the R_FC_F filter, is not able to provide the extra charge to compensate the voltage drop on C_S with respect to the ideal source V_A ; the time constant R_FC_F of the filter is very high with respect to the sampling time (t_s). The filter is typically designed to act as anti-aliasing.



Figure 15. Spectral representation of input signal

Calling f_0 the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter, f_F), according to the Nyquist theorem the conversion rate f_C must be at least $2f_0$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period (t_c). Again the conversion period t_c is longer than the sampling time t_s , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter R_FC_F is definitively much higher than the sampling time t_s , so the charge level on C_S cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on C_S ; from the two charge balance equations above, it is simple to derive *Equation 11* between the ideal and real sampled voltage on C_S :

Equation 11

$$\frac{V_{A2}}{V_A} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$$

From this formula, in the worst case (when V_A is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on C_F value:



Equation 12

$$C_F > 2048 \bullet C_S$$

4.17.3 ADC electrical characteristics

Table 41. ADC input leakage current

	Symbol		<u>_</u>	Parameter	er Conditions -			Unit		
			C	Falameter		Conditions			Max	Unit
ſ			С		T _A = −40 °C		—	1	—	
			C C P		Input lookago ourrant	T _A = 25 °C	No ourrent injection on adjacent nin	_	1	_
ľ	LKG	00		Input leakage current	T _A = 105 °C	No current injection on adjacent pin	_	8	200	
				Р		T _A = 125 °C		_	45	400

Table 42. ADC conversion characteristics

Symbo	.1	С	Parameter	Conditions ⁽¹⁾		Value		Unit
Symbo	,	U	Parameter	Conditions	Min	Тур	Max	Unit
V _{SS_ADC}	SR	_	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V _{SS}) ⁽²⁾	_	-0.1	_	Max 0.1 V _{DD} + 0.1 V _{DD_ADC} + 0.1 32 + 4% 20 + 4% 55 1.5 76.2	v
V _{DD_ADC}	SR	_	Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V _{SS})	_	V _{DD} – 0.1	_	V _{DD} + 0.1	v
V _{AINx}	SR	_	Analog input voltage ⁽³⁾	— V _{SS_ADC} - 0.1 — V _{DD_ADC} +		V _{DD_ADC} + 0.1	V	
	SR		ADC analog frequency	V _{DD} = 5.0 V	3.33		32 + 4%	MHz
f _{ADC}	ы	_	ADC analog frequency	V _{DD} = 3.3 V	3.33	—	20 + 4%	
Δ_{ADC_SYS}	SR	_	ADC clock duty cycle (ipg_clk)	ADCLKSEL = 1 ⁽⁴⁾	45		55	%
t _{ADC_PU}	SR		ADC power up delay	_	—	—	1.5	μs
	СС	т	Sampling time ⁽⁵⁾	f _{ADC} = 20 MHz, INPSAMP = 12	600	_	_	ns
		I	V _{DD} = 3.3 V	f _{ADC} = 3.33 MHz, INPSAMP = 255	_	_	76.2	μs
t _s		т	Sampling time ⁽⁵⁾	f _{ADC} = 24 MHz, INPSAMP = 13	500			ns
		I	V _{DD} = 5.0 V	f _{ADC} = 3.33 MHz, INPSAMP = 255	_		76.2	μs



Currente -		~	Deverseter	O o m offi	tions ⁽¹⁾		Value		
Symbo	DI	С	Parameter	Condi	tions	Min	Тур	Max	-Unit
		Р	Conversion time ⁽⁶⁾	f _{ADC} = 20 MHz INPCMP = 0	3	2.4	—	_	
+	сс	Р	V _{DD} = 3.3 V	f _{ADC} = 13.33 M INPCMP = 0	Hz,	_	_	3.6	— μs
t _c		Р	Conversion time ⁽⁶⁾	f _{ADC} = 32 MHz INPCMP = 0	f _{ADC} = 32 MHz, INPCMP = 0		_	_	
		1	V _{DD} = 5.0 V	f _{ADC} = 13.33 M INPCMP = 0	Hz,	—	—	3.6	— µs
C_S	сс	D	ADC input sampling capacitance	_			5		pF
C _{P1}	сс	D	ADC input pin capacitance 1	-	_		3		pF
C _{P2}	сс	D	ADC input pin capacitance 2	-	_		1		pF
C _{P3}	сс	D	ADC input pin capacitance 3	-	_		1.5		pF
R _{SW1}	сс	D	Internal resistance of analog source	-	_		—	1	kΩ
R_{SW2}	сс	D	Internal resistance of analog source	_		—	_	2	kΩ
R _{AD}	сс	D	Internal resistance of analog source	-	_	_	—	0.3	kΩ
				Current injection on	V _{DD} = 3.3 V ± 10%	-5	—	5	
I _{INJ}	SR	_	Input current Injection	one ADC input, different from the converted one	V _{DD} = 5.0 V ± 10%	-5	_	5	mA
INLP	сс	Т	Absolute Integral non- linearity-precise channels	No overload		_	1	3	LSB
INLX	сс	т	Absolute Integral non- linearity-extended channels	No overload		_	1.5	5	LSB
DNL	сс	Т	Absolute Differential non-linearity	No overload		_	0.5	1	LSB
EO	СС	Т	Absolute Offset error	-	_	—	2	—	LSB
E_G	СС	Т	Absolute Gain error	-	_	—	2		LSB
TUEP ⁽⁷⁾	сс	Ρ	Total unadjusted error for precise channels,	Without current	t injection	-6		6	LSB
		Т	input only pins	With current inj	ection	-8		8	

Table 42.	ADC conversion	characteristics	(continued)	
-----------	----------------	-----------------	-------------	--



Table 42. ADC conversion characteristics (continued)

Symbo	I	С	Parameter	Conditions ⁽¹⁾		Value		Unit	
Symbo	"	U	Farameter	Conditions	Min	Тур	Max	Unit	
TUEX ⁽⁷⁾	СС	Т	Total unadjusted error	Without current injection	-10		10	LSB	
IUEA /	00	Т	for extended channel	With current injection	-12		12	LOD	

1. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125 °C, unless otherwise specified.

- 2. Analog and digital V_{SS} must be common (to be tied together externally).
- V_{AINx} may exceed V_{SS ADC} and V_{DD ADC} limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0xFFF.
- 4. Duty cycle is ensured by using system clock without prescaling. When ADCLKSEL = 0, the duty cycle is ensured by internal divider by 2.
- 5. During the sampling time the input capacitance C_S can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_S . After the end of the sampling time t_S , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_S depend on programming.
- 6. This parameter does not include the sampling time t_S, but only the time for determining the digital result and the time to load the result's register with the conversion result.
- 7. Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

4.18 On-chip peripherals

4.18.1 Current consumption

Table 43.	On-chip	peripherals current	consumption ⁽¹⁾
-----------	---------	---------------------	----------------------------

Symbol		С	Parameter		Conditions	Typical value ⁽²⁾	Unit
				500 Kbyte/s		$8 imes f_{periph} + 85$	μA
I _{DD_BV} (CAN)	сс	; т		8 × f _{periph} + 27	μΑ		
	сс	т	eMIOS supply current on V _{DD_BV}	Static consumption: – eMIOS channel OFF – Global prescaler enabled		$29 imes f_{periph}$	μA
IDD_BV(eMIOS)		•		Dynamic consumption: – It does not change varying the frequency (0.003 mA)		3	μA
I _{DD_BV(SCI)}	сс	т	SCI (LINFlex) supply current on V _{DD_BV}	Total (static + – LIN mode – Baudrate: 2	- dynamic) consumption: 20 Kbyte/s	$5 imes f_{periph} + 31$	μA



Symbol		С	Parameter		Conditions	Typical value ⁽²⁾	Unit
				Ballast static	consumption (only clocked)	1	μA
I _{DD_BV(SPI)}	сс	т	SPI (DSPI) supply current on V _{DD_BV}	communication – Baudrate: 2	2 Mbit/s on every 8 μs	16 × f _{periph}	μΑ
					Ballast static consumption (no conversion)	$41 \times f_{periph}$	μA
I _{DD_BV(ADC)}	СС	Т	ADC supply current on V _{DD_BV}		Ballast dynamic consumption (continuous conversion) ⁽³⁾	$5 \times f_{periph}$	μA
					Analog static consumption (no conversion)	$2 imes f_{periph}$	μA
IDD_HV_ADC(ADC)	сс	Т	ADC supply current on VDD_HV_ADC	V _{DD} = 5.5 V	Analog dynamic consumption (continuous conversion)	$75 imes f_{periph} + 32$	μA
I _{DD_HV} (FLASH)	сс	Т	CFlash + DFlash supply current on V _{DD_HV}	V _{DD} = 5.5 V	_	8.21	mA
I _{DD_HV(PLL)}	сс	Т	PLL supply current on V _{DD_HV}	V _{DD} = 5.5 V	_	$30 imes f_{periph}$	μΑ

Table 43.	On-chip peripherals curren	t consumption ⁽¹⁾	(continued)
-----------	----------------------------	------------------------------	-------------

1. Operating conditions: $T_A = 25 \text{ °C}$, $f_{periph} = 8 \text{ MHz}$ to 48 MHz

2. f_{periph} is an absolute value.

3. During the conversion, the total current consumption is given from the sum of the static and dynamic consumption, i.e., $(41 + 5) \times f_{periph}$.

4.18.2 DSPI characteristics

Table 44.	DSPI characteristics ⁽¹⁾	
-----------	-------------------------------------	--

No. Symbol		с	Parameter		DSPI0/DSPI1			Unit			
NO.	Symbo	,	C	Falanielei		Min	Тур	Max	Unit		
			D		Master mode (MTFE = 0)	125	_	_			
1	+	SR	D		Slave mode (MTFE = 0)	125	_	_			
1	t _{SCK}	-	511	D		SCK cycle time	Master mode (MTFE = 1)	83	_	_	ns
			D		Slave mode (MTFE = 1)	83	_	_			
_	f _{DSPI}	SR	D	DSPI digital controller frequency		—	_	f _{CPU}	MHz		



No. Cumbol			Domonoton		DSPI0/DSPI1										
No.	Symbo	DI	С	Parameter		Min	Тур	Max	Unit						
	∆t _{CSC}	СС	D	Internal delay between pad associated to SCK and pad associated to CSn in master mode	Master mode	_	_	130 ⁽²⁾	ns						
_	∆t _{ASC}	сс	D	Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1→1	Master mode	_	_	130 ⁽²⁾	ns						
2	t _{CSCext} ⁽³⁾	SR	D	CS to SCK delay	Slave mode	32	_	—	ns						
3	t _{ASCext} ⁽⁴⁾	SR	D	After SCK delay	Slave mode	1/f _{DSPI} + 5	_	—	ns						
4		СС	D	SCK duty cycle	Master mode	—	t _{SCK} /2	—	ns						
4	t _{SDC}	SR	D		Slave mode	t _{SCK} /2	_	—							
5	t _A	SR	D	Slave access time	—	1/f _{DSPI} + 70	_	—	ns						
6	t _{DI}	SR	D	Slave SOUT disable time	—	7	_	—	ns						
7	t _{PCSC}	SR	D	PCSx to PCSS time	—	0	_	—	ns						
8	t _{PASC}	SR	D	PCSS to PCS <i>x</i> time	—	0	-	—	ns						
_	9 t _{SUI} SR			60 D	SR D	<u>е</u> р	00	60 D		Data setup time for inputs	Master mode	43	_	—	20
9			Data setup time for inputs	Slave mode	5	_	—	ns							
10					Master mode	0	_	—							
10 t _{HI}	SR D	D Data hold time for inputs	Slave mode	2 ⁽⁵⁾	_	—	ns								
11 t _{SUO} ⁽⁶⁾	³⁾ CC D	C D Data valid after	Data valid after SCK edge	Master mode	—	—	32	ns							
	'SUO` '	SUO CC			Slave mode	Slave mode	—	—	52	115					
12	t _{HO} ⁽⁶⁾	сс	D	Data hold time for outpute	Master mode	0	_	—	ns						
12	IZ HO			C D Data hold time for outputs Slave mod	Slave mode	8	—	—	113						

Table 44.	DSPI characteristics ⁽¹⁾ ((continued)
-----------	---------------------------------------	-------------

1. Operating conditions: $C_{OUT} = 10$ to 50 pF, $Slew_{IN} = 3.5$ to 15 ns

2. Maximum is reached when CSn pad is configured as SLOW pad while SCK pad is configured as MEDIUM pad

 The t_{CSC} delay value is configurable through a register. When configuring t_{CSC} (using PCSSCK and CSSCK fields in DSPI_CTARx registers), delay between internal CS and internal SCK must be higher than ∆t_{CSC} to ensure positive t_{CSCext}.

 The t_{ASC} delay value is configurable through a register. When configuring t_{ASC} (using PASC and ASC fields in DSPI_CTARx registers), delay between internal CS and internal SCK must be higher than ∆t_{ASC} to ensure positive t_{ASCext}.

5. This delay value corresponds to SMPL_PT = 00b which is bit field 9 and 8 of DSPI_MCR.

6. SCK and SOUT configured as MEDIUM pad





Figure 16. DSPI classic SPI timing – master, CPHA = 0




Figure 17. DSPI classic SPI timing – master, CPHA = 1







Figure 19. DSPI classic SPI timing – slave, CPHA = 1





Doc ID 16315 Rev 7











Figure 23. DSPI modified transfer format timing – slave, CPHA = 1



Figure 24. DSPI PCS strobe (PCSS) timing



4.18.3 JTAG characteristics

No.	o Symbol		с	Parameter		Value		Unit
NO.	Synn	Symbol C Parameter		Min	Тур	Max	Unit	
1	t _{JCYC}	СС	D	TCK cycle time	83.33	—	—	ns
2	t _{TDIS}	СС	D	TDI setup time	15	_	_	ns
3	t _{TDIH}	СС	D	TDI hold time	5	—	_	ns
4	t _{TMSS}	СС	D	TMS setup time	15	_	_	ns
5	t _{TMSH}	СС	D	TMS hold time	5	_		ns
6	t _{TDOV}	СС	D	TCK low to TDO valid	—	—	49	ns
7	t _{TDOI}	СС	D	TCK low to TDO invalid	6			ns





5 Package characteristics

5.1 ECOPACK[®]

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

5.2 Package mechanical data

5.2.1 LQFP100



Figure 26. LQFP100 mechanical drawing



Gumbal		mm		inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max	
А	_	—	1.600	_		0.0630	
A1	0.050	—	0.150	0.0020		0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	—	0.200	0.0035	—	0.0079	
D	15.800	16.000	16.200	0.6220	0.6299	0.6378	
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
D3	_	12.000	_	_	0.4724	—	
Е	15.800	16.000	16.200	0.6220	0.6299	0.6378	
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
E3	—	12.000	—	—	0.4724	—	
е	_	0.500	—	_	0.0197	—	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	_	1.000	—	—	0.0394	—	
k	0.0 °	3.5 °	7.0 °	0.0 °	3.5 °	7.0 °	
Tolerance		mm	•		inches	•	
CCC	0.080				0.0031		

Table 46. LQFP100 mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.



5.2.2 LQFP64



Figure 27. LQFP64 mechanical drawing

	Table 47.	LQFP64 mechanical data
--	-----------	------------------------

Symbol		mm		inches ⁽¹⁾				
Symbol	Min	Тур	Мах	Min	Тур	Max		
A	—	—	1.6	—	—	0.0630		
A1	0.05	—	0.15	0.0020	—	0.0059		
A2	1.35	1.4	1.45	0.0531	0.0551	0.0571		
b	0.17	0.22	0.27	0.0067	0.0087	0.0106		
с	0.09	—	0.2	0.0035	—	0.0079		
D	11.8	12	12.2	0.4646	0.4724	0.4803		
D1	9.8	10	10.2	0.3858	0.3937	0.4016		
D3	—	7.5	—	—	0.2953	—		
E	11.8	12	12.2	0.4646	0.4724	0.4803		
E1	9.8	10	10.2	0.3858	0.3937	0.4016		
E3	—	7.5	—	—	0.2953	—		
е	—	0.5	—	—	0.0197	—		
L	0.45	0.6	0.75	0.0177	0.0236	0.0295		
L1	—	1	—	—	0.0394	—		



Table 47. LQFP64 mechanical data (continued)

Symbol		mm			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
CCC	—	—	0.08	—	_	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.



6 Ordering information

Table 48.Order codes

		Men	nory		Op. temp.	Speed					
Order code	CPU	Code flash / SRAM (KB)	Data flash	Package	(°C)	(MHz)	Voltage	Packing			
SPC560D30L1B3E0X	e200z0h	128 / 12	4 x 16 KB	LQFP64	-40 to 105	32	33/5V	Tape & Reel			
SPC560D30L1C3E0X	62002011	120712		LOITOF	-40 to 125	02	0.070V	Tape & Tieer			
SPC560D30L1B4E0X	e200z0h	128 / 12	4 x 16 KB	LQFP64	-40 to 105	48	3.3 / 5 V	Tape & Reel			
SPC560D30L1C4E0X	e2002011	120712	4 X 10 KD	LQFF04	-40 to 125	40	3.3/5 V				
SPC560D30L1B3E0X	e200z0h	128 / 12	4 x 16 KB	LQFP64	-40 to 105	32	3.3 / 5 V	Tape & Reel			
SPC560D30L1C3E0X		-40 to 125	52	3.375 V							
SPC560D30L1B4E0X	e200z0h	128 / 12	4 x 16 KB	LQFP64	-40 to 105	48	3.3 / 5 V	Tape & Reel			
SPC560D30L1C4E0X	62002011	120/12	4 10 10	LQFF04	-40 to 125	40	3.375 V	iape à neei			
SPC560D40L3B3E0X	e200z0h	256 / 16	4 x 16 KB	LQFP100	-40 to 105	32	33/5V	Tape & Reel			
SPC560D40L3C3E0X		62002011	62002011	62002011	230710	4 10 10		-40 to 125	52	0.07 J V	Tape & Tieer
SPC560D40L3B4E0X	00070h	256 / 16	4 x 16 KB	LQFP100	-40 to 105	48	2 2 / E V	Tana & Real			
SPC560D40L3C4E0X	62002011	- e200z0h	e∠uuzun	250710	4 X 10 NB	LQFP100	-40 to 125	40	3.3/5 V	Tape & Reel	
SPC560D40L3B3E0X	e200z0h	056 / 16		LQFP100	-40 to 105	32	0.0 / F.V	Topo 9 Dool			
SPC560D40L3C3E0X	62002011	200z0h 256 / 16 4 x 16 KB LQFP10		-40 to 125	32	3.3 / 5 V	Tape & Reel				
SPC560D40L3B4E0X	e200z0h	256 / 16	4 x 16 KB	LQFP100	-40 to 105	48	3.3 / 5 V	Tape & Reel			
SPC560D40L3C4E0X	62002011	2007 10			-40 to 125	40	0.070V	iape à néel			

Table 49. Order codes for engineering samples⁽¹⁾

		Mem	ory		Op. temp.	Speed		
Order code	CPU	Code flash / SRAM (KB)	Data flash	Package		(MHz)	Voltage	Packing
SPC560D40L1-ENG	e200z0h	256 / 16	4 x 16 KB	LQFP64	40 to 125	18	33/5V	Tape & Reel
SPC560D40L3-ENG		230710	4 X 10 KD	LQFP100	-40 to 125 48	40	3.375 V	Tape & neer

1. Engineering samples are suitable only for evaluation and development purpose but NOT for qualification and production. Their silicon version and maturity may vary until the product has reached qualification.





Figure 28. Commercial product code structure



Appendix A Abbreviations

Table 50 lists abbreviations used in this document.

Table 50. Ab	breviations					
Abbreviation	Meaning					
APU	Auxilliary processing unit					
CMOS	Complementary metal-oxide-semiconductor					
CPHA	Clock phase					
CPOL	Clock polarity					
CS	Peripheral chip select					
DAOC	Double action output compare					
ECC	Error code correction					
EVTO	Event out					
GPIO	General purpose input/output					
IPM	Input period measurement					
IPWM	Input pulse width measurement					
MB	Message buffer					
MC	Modulus counter					
МСВ	Modulus counter buffered (up / down)					
МСКО	Message clock out					
MDO	Message data out					
MSEO	Message start/end out					
MTFE	Modified timing format enable					
NVUSRO	Non-volatile user options register					
OPWFMB	Output pulse width and frequency modulation buffered					
OPWMB	Output pulse width modulation buffered					
OPWMCB	Center aligned output pulse width modulation buffered with dead time					
OPWMT	Output pulse width modulation trigger					
PWM	Pulse width modulation					
SAIC	Single action input capture					
SAOC	Single action output compare					
SCK	Serial communications clock					
SOUT	Serial data out					
TBD	To be defined					
TCK	Test clock input					
TDI	Test data input					

Table 50. Abbreviations



Abbreviation	Meaning
TDO	Test data output
TMS	Test mode select



Revision history

Table 51 summarizes revisions to this do	ocument.
--	----------

 Table 51.
 Document revision history

Date	Revision	Changes
09-Jul-2009	1	Initial release.
18-Feb-2010	2	Updated the following tables: - Absolute maximum ratings - Low voltage power domain electrical characteristics; - On-chip peripherals current consumption - DSPI characteristics; - JTAG characteristics; - ADC conversion characteristics; Inserted a note on "Flash power supply DC characteristics" section.
10-Aug-2010	3	 "Features" section: Updated information concerning eMIOS, ADC, LINFlex, Nexus and low power capabilities "Pictus 512K device comparison" table: updated the "Execution speed" row "Pictus 512K series block diagram" figure: updated max number of Crossbar Switches updated Legend "Pictus 512K series block summary" table: added contents concernig the eDMA block "LQFP100 pin configuration (top view)" figure: removed alternate functions updated supply pins "LQFP64 pin configuration (top view)" figure: removed alternate functions Added "Pin muxing" section "NVUSRO register" section: Deleted "NVUSRO[WATCHDOG_EN] field description" section "Recommended operating conditions (3.3 V)" table: TV_{DD}: deleted min value In footnote No. 3, changed capacitance value between V_{DD_BV} and V_{SS_LV} "Recommended operating conditions (5.0 V)" table: deleted TV_{DD} min value "LQFP thermal characteristics" table: changed R_{0JC} values "I/O input DC electrical characteristics" table: W_{FI}: updated max value W_{NFI}: updated max value W_{NFI}: updated min value "I/O consumption" table: removed I_{DYNSEG} row Added "I/O weight" table "Program and erase specifications (Code Flash)" table: deleted T _{Bank_C} row



Table 51. Do	Table 51. Document revision history (continued)			
Date	Revision	Changes		
10-Aug-2010	3 (cont.)	Updated the following tables: - "Voltage regulator electrical characteristics" - "Low voltage monitor electrical characteristics" - "Low voltage power domain electrical characteristics" - "Start-up time/Switch-off time" - "Fast external crystal oscillator (4 to 16 MHz) electrical characteristics" - "FMPLL electrical characteristics" - "FASt internal RC oscillator (16 MHz) electrical characteristics" - "ADC conversion characteristics" - "On-chip peripherals current consumption" - "DSPI characteristics" section: removed "DSPI PCS strobe (PCSS) timing" figure Updated "Order codes" table Added "Order codes for engineering samples" table Updated "Commercial product code structure" table		
16-Sep-2011	4	Formatting and editorial changes throughout Device comparison table: for the "Total timer I/O eMIOS", changed "13 ch" to "14 ch" SPC560D30/SPC560D40 series block summary: – added definition for "AUTOSAR" acronym – changed "System watchdog timer" to "Software watchdog timer" LQFP64 pin configuration (top view): changed pin 6 from VPP_TEST to VSS_HV Added section "Pad configuration during reset phases" Added section "Pad configuration during reset phases" Added section "Voltage supply pins" Added section "Pad types" Added section "System pins" Renamed and updated section "Functional ports" (was previously section "Pin muxing"); update includes replacing all instances of WKUP with WKPU (WKPU is the correct abbreviation for Wakeup Unit) Section "NVUSRO register": edited content to separate configuration into electrical parameters and digital functionality Added section "NVUSRO[WATCHDOG_EN] field description" Absolute maximum ratings: Removed "C" column from table Replaced "TBD" with "—" in T _{VDD} min value cell of 3.3 V and 5 V recommended operating conditions tables LQFP thermal characteristics: removed R _{0JB} single layer board conditions; updated footnote 4 I/O input DC electrical characteristics: removed footnote "All values need to be confirmed during device validation"; updated I _{LKG} characteristics		

Table 51.	Document revis	sion history	(continued)
	Dooumentrevie		(oonunaca)



Date	Revision	Changes
Date 16-Sep-2011	Revision	ChangesMEDIUM configuration output buffer electrical characteristics: changed "I _{OH} = 100 µA" to "I _{OL} = 100 µA" in V _{OL} conditions I/O consumption: replaced instances of "Root medium square" with "Root mean square"Updated section "Voltage regulator electrical characteristics"
01-Dec-2011	5	Removed Order codes tables. Replaced "TBD" with "8.21 mA" in I _{DD_HV(FLASH)} cell of On-chip peripherals current consumption table

Table 51.	Document revision history (continued)
	Document revision mistory (continued)



Date	Revision	Changes
04-Feb-2013	6	 Removed all instances of table footnote "All values need to be confirmed during device validation" Section 4.1, Introduction, removed Caution note. Table 11 (Recommended operating conditions (3.3 V)), added minimum value of T_{VDD} and footnote about it. Table 12 (Recommended operating conditions (5.0 V)), added minimum value of T_{VDD} and footnote about it. Updated Section 4.17.2, Input impedance and ADC accuracy In Table 24, changed V_{LVDHV3L}, V_{LVDHV3BL} from 2.7 V to 2.6 V. Revised the Table 28 (Flash module life) Updated Table 43, DSPI characteristics, to add specifications 7 and 8, t_{PCSC} and t_{PASC}. Inserted Figure 24, DSPI PCS strobe (PCSS) timing.
17-Sep-2013	7	Updated Disclaimer.

Table 51.	Document revision history (continu	(beu
-----------	------------------------------------	------



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

