

Sample &

Buy





SLLS236I –OCTOBER 1996–REVISED JUNE 2015

# SNx5LBC184 Differential Transceiver With Transient Voltage Suppression

Technical

Documents

#### 1 Features

- Integrated Transient Voltage Suppression
- ESD Protection for Bus Terminals Exceeds: ±30 kV IEC 61000-4-2, Contact Discharge ±15 kV IEC 61000-4-2, Air-Gap Discharge ±15 kV EIA/JEDEC Human Body Model
- Circuit Damage Protection of 400-W Peak (Typical) Per IEC 61000-4-5
- Controlled Driver Output-Voltage Slew Rates
   Allow Longer Cable Stub Lengths
- 250-kbps in Electrically Noisy Environments
- Open-Circuit Fail-Safe Receiver Design
- 1/4 Unit Load Allows for 128 Devices Connected on Bus
- Thermal Shutdown Protection
- Power-Up and Power-Down Glitch Protection
- Each Transceiver Meets or Exceeds the Requirements of TIA/EIA-485 (RS-485) and ISO/IEC 8482:1993(E) Standards
- Low Disabled Supply Current 300 µA Maximum
- Pin Compatible With SN75176

#### 2 Applications

- Industrial Networks
- Utility Meters
- Motor Control

### 3 Description

Tools &

Software

The SN75LBC184 and SN65LBC184 devices are differential data line transceivers in the trade-standard footprint of the SN75176 with built-in protection against high-energy noise transients. This feature provides a substantial increase in reliability for better immunity to noise transients coupled to the data cable over most existing devices. Use of these circuits provides a reliable low-cost direct-coupled (with no isolation transformer) data line interface without requiring any external components.

Support &

Community

.....

The SN75LBC184 and SN65LBC184 can withstand overvoltage transients of 400-W peak (typical). The conventional combination wave called out in IEC 61000-4-5 simulates the overvoltage transient and models a unidirectional surge caused by overvoltages from switching and secondary lightning transients.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)					
SN65LBC184, SN75LBC184	SOIC (8)	4.90 mm × 3.91 mm					
	PDIP (8)	9.81 mm × 6.35 mm					

(1) For all available packages, see the orderable addendum at the end of the datasheet.



NOTE: This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

2

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 3
	6.1	Absolute Maximum Ratings 3
	6.2	ESD Ratings 3
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics: Driver 5
	6.6	Electrical Characteristics: Receiver 5
	6.7	Driver Switching Characteristics 6
	6.8	Receiver Switching Characteristics
	6.9	Dissipation Ratings 6
	6.10	<b>31</b> • • • • • • • • • • • • • • • • • • •
7	Para	ameter Measurement Information
8	Deta	ailed Description 12

	8.1	Overview	. 12
	8.2	Functional Block Diagram	. 12
	8.3	Feature Description	. 12
	8.4	Device Functional Modes	. 13
9	App	lication and Implementation	. 15
	9.1	Application Information	. 15
	9.2	Typical Application	. 15
10		ver Supply Recommendations	
11	Laye	out	. 19
	11.1	Layout Guidelines	. 19
	11.2	Layout Example	. 19
12	Dev	ice and Documentation Support	. 20
	12.1	Related Links	. 20
	12.2	Community Resources	. 20
	12.3	Trademarks	. 20
	12.4	Electrostatic Discharge Caution	. 20
	12.5	Glossary	. 20
13	Mec	hanical, Packaging, and Orderable	
		mation	. 20

#### **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision H (February 2009) to Revision I

### Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device

www.ti.com

Page



### 5 Pin Configuration and Functions



#### **Pin Functions**

P	PIN I/O		DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
А	6	Bus input/output	Driver output or receiver input (complementary to B)	
В	7	Bus input/output	Driver output or receiver input (complementary to A)	
D	4	Digital input	Driver data input	
DE	3	Digital input	Active-HIGH driver enable	
GND	5	Reference potential	Local device ground	
R	1	Digital output	Receiver data output	
RE	2	Digital input	Active-LOW receiver enable	
V <sub>CC</sub>	8	Supply	4.75-V to 5.25-V supply	

#### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>	-0.5	7	V
	Continuous voltage range at any bus terminal	-15	15	V
	Data input/output voltage	-0.3	7	V
I <sub>O</sub>	Receiver output current	-20	20	mA
	Continuous total power dissipation <sup>(3)</sup>	Interna	lly Limited	
T <sub>stg</sub>	Storage temperature		160	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

(3) The driver shuts down at a junction temperature of approximately 160°C. To operate below this temperature, see the *Dissipation Ratings*.

#### 6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC	A, B, GND	±15000	
		JS-001 <sup>(1)</sup>	All pins	±3000	
	Electrostatic	Contact discharge (IEC61000-4-2)	A, B, GND <sup>(2)</sup>	±30000	V
V <sub>(ESD)</sub>	discharge		A, B, GND <sup>(3)</sup>	±15000	V
		All pins (Class 3A)		±8000	
		All pins (Class 3B)	-	±200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) GND and bus pin ESD protection is beyond readily available test equipment capabilities for IEC 61000-4-2, EIA/JEDEC test method A114-A and MIL-STD-883C method 3015. Ratings listed are limits of test equipment; device performance exceeds these limits.

#### SN65LBC184, SN75LBC184

SLLS236I-OCTOBER 1996-REVISED JUNE 2015

www.ti.com

STRUMENTS

XAS

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN <sup>(1)</sup>	TYP	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.75	5	5.25	V
$V_{I} \text{ or } V_{IC}$	Voltage at any bus terminal (separ	ately or common mode)	-7		12	V
V <sub>IH</sub>	High-level input voltage	D, DE, and $\overline{RE}$	2			V
V <sub>IL</sub>	Low-level input voltage	D, DE, and $\overline{RE}$			0.8	V
V <sub>ID</sub>	Differential input voltage				12	V
	High-level output current	Driver	-60			mA
I <sub>ОН</sub>		Receiver	-8			mA
		Driver			60	~ ^
IOL	Low-level output current	Receiver			4	mA
-	Operating free air temperature	SN75LBC184	0		70	°C
T <sub>A</sub>	Operating free-air temperature	SN65LBC184	-40		85	C

(1) The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet.

#### 6.4 Thermal Information

			SNx5LBC184		
	THERMAL METRIC <sup>(1)</sup>	P [PDIP]	D [SOIC]	UNIT	
		8 PINS			
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	108.7	172.4	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	34.8	42.5	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	23.6	41.4	°C/W	
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	12	4.6	°C/W	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	23.5	40.7	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Copyright © 1996–2015, Texas Instruments Incorporated

### 6.5 Electrical Characteristics: Driver

over recommended operating conditions (unless otherwise noted)

	PARAMETER	ALTERNATE SYMBOLS	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	МАХ	UNIT
			$DE = \overline{RE} = 5 V$ No Load		12	25	mA
I <sub>CC</sub>	Supply current	NA	$\frac{DE}{RE} = 0 V$ No Load		175	300	μΑ
I <sub>IH</sub>	High-lev <u>el</u> input current (D, DE, RE)	NA	V <sub>1</sub> = 2.4 V			50	μΑ
I <sub>IL</sub>	Low-level input current (D, DE, RE)	NA	V <sub>1</sub> = 0.4 V	-50			μA
			$V_0 = -7 V$	-250	-120		
I <sub>OS</sub>	Short-circuit output current OS <sup>(2)</sup>	NA	$V_{O} = V_{CC}$			250	mA
			V <sub>O</sub> = 12 V			250	
I <sub>OZ</sub>	High-impedance output current	NA	See Receiver II				mA
Vo	Output voltage	V <sub>oa</sub> , V <sub>ob</sub>	I <sub>O</sub> = 0	0		V <sub>CC</sub>	V
V <sub>OC(PP)</sub>	Peak-to-peak change in common-mode output voltage during state transitions	NA	See Figure 9 and Figure 10		0.8		V
V <sub>OC</sub>	Common-mode output voltage	V <sub>os</sub>	See Figure 8	1		3	V
ΔV <sub>OC(SS)</sub>	Magnitude of change, common-mode steady- state output voltage	$\left V_{os}-V_{os}\right $	See Figure 10			0.1	V
	Magnitude of		$I_{O} = 0$	1.5		6	V
V <sub>OD</sub>	differential output voltage  V <sub>A</sub> – V <sub>B</sub>	Vo	$R_L = 54 \Omega$ , See Figure 8	1.5			V
Δ V <sub>OD</sub>	Change in differential voltage magnitude between logic states	$  V_t  -  V_t  $	$R_L = 54 \Omega$			0.1	V

(1)

All typical values are measured with  $T_A$  = 25°C and  $V_{CC}$  = 5 V. This parameter is measured with only one output being driven at a time. (2)

#### 6.6 Electrical Characteristics: Receiver

over recommended operation conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
	Supply surrent (total paskage)	$DE = \overline{RE} = 0 V, No$	o Load			3.9	mA
I <sub>CC</sub>	Supply current (total package)	$\overline{\text{RE}} = 5 \text{ V}, \text{ DE} = 0$	V, No Load			300	μA
			V <sub>I</sub> = 12 V			250	
			$V_{I} = 12 V, V_{CC} = 0$			250	
1	Input current	Other input = 0 V	$V_{I} = -7 V$	-200			μΑ
			$V_{I} = -7 V, V_{CC} = 0$	-200			
I <sub>OZ</sub>	High-impedance-state output current	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$				±100	μA
$V_{\text{hys}}$	Input hysteresis voltage				70		mV
$V_{IT+}$	Positive-going input threshold voltage					200	V
$V_{IT-}$	Negative-going input threshold voltage			-200			mV
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -8 mA, See Figure 11		2.8			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4 mA, See F	gure 11			0.4	V

(1) All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

SLLS236I-OCTOBER 1996-REVISED JUNE 2015

www.ti.com

**ISTRUMENTS** 

**FEXAS** 

#### 6.7 Driver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CO	TEST CONDITIONS		TYP	MAX	UNIT		
t <sub>d(DH)</sub>	Differential output delay time, low-to-high-level output					1.3	μs		
t <sub>d(DL)</sub>	Differential output delay time, high-to-low-level output	$R_{L} = 54 \Omega$ $C_{L} = 50 \text{ pF}$				1.3	μs		
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output				0.5	1.3	μs		
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output		$R_L = 54 \Omega$	See Figure 9		0.5	1.3	μs	
t <sub>sk(p)</sub>	Pulse skew (  t <sub>d(DH)</sub> - t <sub>d(DL)</sub>  )				75	150	ns		
t <sub>r</sub>	Rise time, single-ended		]			0.25		1.2	μs
t <sub>f</sub>	Fall time, single-ended			0.25		1.2	μs		
t <sub>PZH</sub>	Output enable time to high level	$R_L = 110 \ \Omega$	See Figure 6			3.5	μs		
t <sub>PZL</sub>	Output enable time to low level	$R_L = 110 \ \Omega$	See Figure 7			3.5	μs		
t <sub>PHZ</sub>	Output disable time from high level	$R_L = 110 \ \Omega$	See Figure 6			2	μs		
t <sub>PLZ</sub>	Output disable time from low level	$R_L = 110 \ \Omega$	See Figure 7			2	μs		

#### 6.8 Receiver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output				150	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	$C_{L} = 50 \text{ pF}, \text{ See Figure 11}$			150	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> – t <sub>PLH</sub>  )				50	ns
t <sub>r</sub>	Rise time, single-ended	- See Figure 11		20		ns
t <sub>f</sub>	Fall time, single-ended			20		ns
t <sub>PZH</sub>	Output enable time to high level				100	ns
t <sub>PZL</sub>	Output enable time to low level	See Figure 12			100	ns
t <sub>PHZ</sub>	Output disable time from high level	See Figure 12			100	ns
t <sub>PLZ</sub>	Output disable time from low level				100	ns

### 6.9 Dissipation Ratings

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING		
D	725 mW	5.8 mW/°C	464 mW	377 mW		
Р	1150 mW	9.2 mW/°C	736 mW	598 mW		

6



#### 6.10 Typical Characteristics





#### 7 Parameter Measurement Information



- The input pulse is supplied by a generator having the following characteristics: PRR = 1.25 kHz, 50% duty cycle,  $t_r \leq$ Α. 10 ns,  $t_f \le 10$  ns,  $Z_0 = 50 \Omega$ .
- C<sub>L</sub> includes probe and jig capacitance. Β.





Figure 6. Driver t<sub>PZH</sub> and t<sub>PHZ</sub> Test Circuit and Voltage Waveforms

- Α. The input pulse is supplied by a generator having the following characteristics: PRR = 1.25 kHz, 50% duty cycle, t<sub>r</sub> ≤ 10 ns,  $t_f \le 10$  ns,  $Z_O = 50 \Omega$ .
- C<sub>L</sub> includes probe and jig capacitance. Β.

#### Figure 7. Driver $t_{PZL}$ and $t_{PLZ}$ Test Circuit and Voltage Waveforms



- Resistance values are in ohms and are 1% tolerance. Α.
- Β. C<sub>1</sub> includes probe and jig capacitance.

#### Figure 8. Driver Test Circuit, Voltage, and Current Definitions





### Parameter Measurement Information (continued)

Figure 9. Driver Timing, Voltage, and Current Waveforms

TEXAS INSTRUMENTS

www.ti.com

#### Parameter Measurement Information (continued)



- A. Resistance values are in ohms and are 1% tolerance.
- B.  $C_L$  includes probe and jig capacitance (±10%).





A. This value includes probe and jig capacitance (±10%).

#### Figure 11. Receiver t<sub>PLH</sub> and t<sub>PHL</sub> Test Circuit and Voltage Waveforms





Parameter Measurement Information (continued)

A. This value includes probe and jig capacitance (±10%).

Figure 12. Receiver  $t_{PZL}$ ,  $t_{PLZ}$ ,  $t_{PZH}$ , and  $t_{PHZ}$  Test Circuit and Voltage Waveforms

#### Product Folder Links: SN65LBC184 SN75LBC184

#### 8 Detailed Description

#### 8.1 Overview

The SNx5LBC184 device is a 5-V, half-duplex, RS-485 transceiver with integrated transient voltage suppressors that prevent circuit damage in the presence of high-energy transients of up to 400-W peak power. This transceiver has an active-HIGH driver enable and active-LOW receiver enable. The differential driver is suitable for data transmission up to 250 kbps.

#### 8.2 Functional Block Diagram



Figure 13. Functional Logic Diagram

#### 8.3 Feature Description

Integrated transient voltage suppressors protect the transceiver against Electrostatic Discharges (ESD) according to IEC 61000-4-2 of up to  $\pm 30$  kV and surge transients according to IEC 61000-4-5 of up to 400-W peak.

The differential driver incorporates slew-rate controlled outputs sufficient to transmit data up to 250 kbps. Slewrate control allows for longer unterminated cable runs and longer stub lengths from the main cable trunk than with faster voltage transitions. A unique receiver design provides a high level failsafe output when the inputs are left floating.

The SN65LBC184 is characterized from -40°C to 85°C and the SN75LBC184 is characterized from 0°C to 70°C.



#### 8.4 Device Functional Modes

When the driver enable pin (DE) is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case, the differential output voltage defined as  $V_{OD} = V_A - V_B$  is positive. When D is low, the output states reverse, B turns high, A becomes low, and  $V_{OD}$  is negative.

When DE is low, both outputs turn high-impedance. In this condition, the logic state at D is irrelevant.

INPUT	ENABLE	OUT	PUTS	FUNCTION
D	DE	Α	В	FUNCTION
Н	Н	Н	L	Actively drive bus High
L	Н	L	Н	Actively drive bus Low
Х	L	Z	Z	Driver disabled

#### Table 1. Driver Functions<sup>(1)</sup>

(1) H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

When the receiver enable pin,  $\overline{RE}$ , is logic low, the receiver is enabled. When the differential input voltage defined as  $V_{ID} = V_A - V_B$  is positive and higher than the positive input threshold,  $V_{IT+}$ , the receiver output (R) turns high. When  $V_{ID}$  is negative and lower than the negative input threshold,  $V_{IT-}$ , the receiver output turns low. If  $V_{ID}$  is between  $V_{IT+}$  and  $V_{IT-}$ , the output is indeterminate.

When  $\overline{RE}$  is logic high, the receiver output is high-impedance and the magnitude and polarity of V<sub>ID</sub> are irrelevant. When the transceiver is disconnected from the bus, the receiver provides a failsafe high output.

DIFFERENTIAL INPUT	ENABLE	OUTPUT	FUNCTION							
$V_{ID} = V_A - V_B$	RE	R								
$V_{ID} > V_{IT+}$	L	Н	Receive valid bus High							
$V_{\rm IT-} < V_{\rm ID} < V_{\rm IT+}$	L	?	Indeterminate bus state							
$V_{ID} < V_{IT-}$	L	L	Receive valid bus Low							
Х	Н	Z	Receiver disabled							
OPEN	L	Н	Receiver failsafe High							

#### Table 2. Receiver Functions<sup>(1)</sup>

(1) H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)





Figure 14. Schematic of Inputs and Outputs

Copyright © 1996–2015, Texas Instruments Incorporated



#### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN65LBC184 and SN75LBC184 devices are half-duplex, RS-485 transceivers commonly used for asynchronous data transmissions. The driver and receiver enable pins allow for the configuration of different operating modes.



a) Independent driver and receiver enable signals

b) Combined enable signals for use as directional control pin

c) Receiver always on

Figure 15. Half-Duplex Transceiver Configurations

- a. Using independent enable lines provides the most flexible control as it allows for the driver and the receiver to be turned on and off individually. While this configuration requires two control lines, it allows for selective listening into the bus traffic, whether the driver is transmitting data or not.
- b. Combining the enable signals simplifies the interface to the controller by forming a single direction-control signal. In this configuration, the transceiver operates as a driver when the direction-control line is high, and as a receiver when the direction-control line is low.
- c. Only one line is required when connecting the receiver-enable input to ground and controlling only the driverenable input. In this configuration, a node not only receives the data from the bus, but also the data it sends and can verify that the correct data have been transmitted.

#### 9.2 Typical Application

An RS-485 bus consists of multiple transceivers connected in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor,  $R_T$ , whose value matches the characteristic impedance,  $Z_0$ , of the cable. This method, known as parallel termination, allows for higher data rates over a longer cable length.

**ISTRUMENTS** 

EXAS

#### **Typical Application (continued)**



Figure 16. Typical RS-485 Network With Half-Duplex Transceivers

#### 9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

#### 9.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and bus length, meaning the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable may be without introducing data errors. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.



Figure 17. Cable Length vs Data Rate Characteristic



#### **Typical Application (continued)**

#### 9.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a nonterminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in Equation 1.

 $L_{(STUB)} \le 0.1 \times t_r \times v \times c$ 

where

- t<sub>r</sub> is the 10/90 rise time of the driver
- *v* is the signal velocity of the cable or trace as a factor of *c*
- c is the speed of light  $(3 \times 10^8 \text{ m/s})$

(1)

Per Equation 1, cable-stub lengths when using the SN65LBC184 driver must be not greater than 5.85 meters (19 feet) for a signal velocity of 78% and minimum driver output rise or fall time of 250 ns.

#### 9.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k $\Omega$ . Because the SN65LBC184 is a 1/4 UL transceiver, it is possible to connect up to 128 receivers to the bus.

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 SN65LBC184 Test Description

The SN65LBC184 is tested against the IEC 61000-4-5 recommended transient identified as the combination wave. The combination wave provides a 1.2-/50- $\mu$ s open-circuit voltage waveform and a 8-/20- $\mu$ s short-circuit current waveform shown in Figure 18. The testing is performed with a combination/hybrid pulse generator with an effective output impedance of 2  $\Omega$ . The setup for the overvoltage stress is shown in Figure 19 with all testing performed with power applied to the SN65LBC184 circuit.



Figure 18. Open-Circuit Voltage and Short-Circuit Current Waveforms

The SN65LBC184 is tested and evaluated for both maximum (single pulse) as well as life test (multiple pulse) capabilities. The SN65LBC184 is evaluated against transients of both positive and negative polarity and all testing is performed with the worst-case transient polarity. Transient pulses are applied to the bus pins (A and B) across ground as shown in Figure 19.



#### **Typical Application (continued)**



Figure 19. Overvoltage Stress Test Circuit

#### 9.2.3 Application Curve

An example waveform as seen by the SN65LBC184 is shown in Figure 20. The bottom trace is current, the middle trace shows the clamping voltage of the device and the top trace is power as calculated from the voltage and current waveforms. This example shows a peak clamping voltage of 33.6 V and peak current of 16 A, thus yielding an absorbed peak power of 538 W.



Figure 20. Typical Surge Waveform Measured at Pins 5 and 7



#### **10** Power Supply Recommendations

To assure reliable operation at all data rates and supply voltages, each supply should be buffered with a 100-nF ceramic capacitor located as close to the supply pins as possible. The TPS76350 is a linear voltage regulator suitable for the 5-V supply.

#### 11 Layout

#### 11.1 Layout Guidelines

Because ESD transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high-frequency layout techniques must be applied during PCB design.

- Use V<sub>CC</sub> and ground planes to provide low inductance. High frequency currents follow the path of least inductance and not the path of least impedance.
- Apply 100-nF to 220-nF bypass capacitors as close as possible to the V<sub>CC</sub> pins of transceiver, UART, or controller ICs on the board.
- Use at least two vias for V<sub>CC</sub> and ground connections of bypass capacitors to minimize effective viainductance.
- Use 1-kΩ to 10-kΩ pullup or pulldown resistors for enable lines to limit noise currents in these lines during transient events.

# 

#### 11.2 Layout Example

Figure 21. Layout Schematic

# 12 Device and Documentation Support

### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	SAMPLE & BUY TECHNICAL DOCUMENTS		SUPPORT & COMMUNITY	
SN65LBC184	Click here	Click here	Click here	Click here	Click here	
SN75LBC184	Click here	Click here	Click here	Click here	Click here	

#### Table 3. Related Links

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





15-Apr-2017

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
HPA00893P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65LBC184	Samples
SN65LBC184D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	6LB184	Samples
SN65LBC184DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	6LB184	Samples
SN65LBC184DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	6LB184	Samples
SN65LBC184DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	6LB184	Samples
SN65LBC184P	ACTIVE	PDIP	Ρ	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65LBC184	Samples
SN65LBC184PE4	ACTIVE	PDIP	Ρ	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65LBC184	Samples
SN75LBC184D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7LB184	Samples
SN75LBC184DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7LB184	Samples
SN75LBC184DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7LB184	Samples
SN75LBC184DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7LB184	Samples
SN75LBC184P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	75LBC184	Samples
SN75LBC184PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	75LBC184	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



15-Apr-2017

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina	al											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LBC184DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75LBC184DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

13-Oct-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LBC184DR	SOIC	D	8	2500	340.5	338.1	20.6
SN75LBC184DR	SOIC	D	8	2500	340.5	338.1	20.6

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated