SCLS518A - AUGUST 2003 - REVISED APRIL 2008

- **Qualified for Automotive Applications**
- **ESD Protection Exceeds 1500 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Wide Operating Voltage Range of 2 V to 6 V
- **Outputs Can Drive Up To 10 LSTTL Loads**
- Low Power Consumption, 80-μA Max I<sub>CC</sub>
- Typical  $t_{pd} = 13 \text{ ns}$
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 µA Max
- **Complementary Outputs**
- **Direct Overriding Load (Data) Inputs**
- **Gated Clock Inputs**
- Parallel-to-Serial Data Conversion

#### D OR PW PACKAGE (TOP VIEW) 16 V<sub>CC</sub> SH/LD CLK [ 15 CLK INH E **∏** 3 14 D F **∏** 4 13**∏** C 12 B G 🛮 5 11 🛮 A Н 10 SER $\overline{Q}_H []7$ 9 🛮 Q<sub>H</sub> GND 8

#### description/ordering information

The SN74HC165 is an 8-bit parallel-load shift register that, when clocked, shift the data toward a serial (Q<sub>H</sub>) output. Parallel-in access to each stage is provided by eight individual direct data (A-H) inputs that are enabled by a low level at the shift/load (SH/LD) input. The SN74HC165 also features a clock-inhibit (CLK INH) function and a complementary serial  $(\overline{Q}_H)$  output.

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and CLK INH is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH also accomplish clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/LD is held high. While SH/LD is low, the parallel inputs to the register are enabled independently of the levels of the CLK, CLK INH, or serial (SER) inputs.

#### ORDERING INFORMATION<sup>†</sup>

TA	PACKAC	GE‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	SOIC - D	Tape and reel	SN74HC165QDRQ1	HC165Q1
	TSSOP - PW	Tape and reel	SN74HC165QPWRQ1	HC165Q1

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



<sup>‡</sup> Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.


SCLS518A - AUGUST 2003 - REVISED APRIL 2008

#### **FUNCTION TABLE**


	INPUT	S	
SH/LD	CLK	CLK INH	FUNCTION
L	Χ	Х	Parallel load
Н	Н	Χ	No change
Н	Χ	Н	No change
Н	L	$\uparrow$	Shift <sup>†</sup>
Н	$\uparrow$	L	Shift <sup>†</sup>

<sup>†</sup>Shift = content of each internal register shifts toward serial output Q<sub>H</sub>. Data at SER is shifted into the first register.

### logic diagram (positive logic)



### typical shift, load, and inhibit sequence



SCLS518A - AUGUST 2003 - REVISED APRIL 2008

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	$\dots$ $-0.5\ V$ to 7 $V$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) (see Note 1)	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±25 mA
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): D package	73°C/W
PW package	108°C/W
Storage temperature range, T <sub>Sto</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### recommended operating conditions (see Note 3)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			
$\vee_{IH}$	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			V
		V <sub>CC</sub> = 6 V	4.2			
		V <sub>CC</sub> = 2 V			0.5	
٧ <sub>IL</sub>	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$			1.35	V
		V <sub>CC</sub> = 6 V			1.8	
٧ <sub>I</sub>	Input voltage		0		VCC	V
٧o	Output voltage		0		VCC	V
		V <sub>CC</sub> = 2 V			1000	
$\Delta t/\Delta v^{\ddagger}$	Input transition rise/fall time	V <sub>CC</sub> = 4.5 V			500	ns
		V <sub>CC</sub> = 6 V			400	
TA	Operating free-air temperature		-40		125	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

<sup>‡</sup> If this device is used in the threshold region (from V<sub>IL</sub>max = 0.5 V to V<sub>IH</sub>min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t<sub>t</sub> = 1000 ns and V<sub>CC</sub> = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

## SN74HC165-Q1 8-BIT PARALLEL-LOAD SHIFT REGISTER

SCLS518A - AUGUST 2003 - REVISED APRIL 2008

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

24244555	7507.001		Т	A = 25°C	;				
PARAMETER	TEST CON	DITIONS	VCC	MIN	TYP	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		
		I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		
V <sub>OH</sub> V <sub>I</sub> =	VI = VIH or VIL		6 V	5.9	5.999		5.9		V
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		
			2 V		0.002	0.1		0.1	
		$I_{OL} = 20 \mu A$	4.5 V		0.001	0.1		0.1	
VoL	VI = VIH or VIL		6 V		0.001	0.1		0.1	V
		$I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4	
		$I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4	
lį	VI = VCC or 0		6 V		±0.1	±100		±1000	nA
Icc	$V_I = V_{CC}$ or 0,	IO = 0	6 V			8	_	160	μΑ
Ci		_	2 V to 6 V		3	10		10	pF

## SN74HC165-Q1 8-BIT PARALLEL-LOAD SHIFT REGISTER

SCLS518A - AUGUST 2003 - REVISED APRIL 2008

## timing requirements over recommended operating free-air temperature range (unless otherwise noted)

				T <sub>A</sub> =	25°C			
			VCC	MIN	MAX	MIN	MAX	UNIT
			2 V		6		4.2	
fclock	Clock frequency		4.5 V		31		21	MHz
			6 V		36		25	
			2 V	80		120		
		SH/LD low	4.5 V	16		24		
	Dule e duretie e			14		20		
t <sub>W</sub>	Pulse duration			80		120		ns
		CLK high or low	4.5 V	16		24		
				14		20		
			2 V	80		120		
		SH/LD high before CLK↑		16		24		
			6 V	14		20		
			2 V	40		60		
		SER before CLK↑	4.5 V	8		12		
			6 V	7		10		
		CLK INH low before CLK↑		100		150		
t <sub>su</sub>	Setup time			20		30		ns
				17		25		
			2 V	40		60		
		CLK INH high before CLK↑	4.5 V	8		12		
			6 V	7		10		
			2 V	100		150		
		Data before SH/LD↓	4.5 V	20		30		
			6 V	17		26		
			2 V	5		5		
		SER data after CLK↑	4.5 V	5		5		
	Halden	5 55 and 5		5		5		
th	Hold time		2 V	5		5		ns
		PAR data after SH/LD↓	4.5 V	5		5		1
			6 V	5		5		

## SN74HC165-Q1 8-BIT PARALLEL-LOAD SHIFT REGISTER

SCLS518A - AUGUST 2003 - REVISED APRIL 2008


# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

	FROM	то	.,	T,	4 = 25°C	;			
PARAMETER	(INPUT)	(OUTPUT)	vcc	MIN	TYP	MAX	MIN	MAX	UNIT
			2 V	6	13		4.2		
f <sub>max</sub>			4.5 V	31	50		21		MHz
			6 V	36	62		25		
			2 V		80	150		225	
	SH/LD	$Q_H$ or $\overline{Q}_H$	4.5 V		20	30		45	ns
			6 V		16	26		38	
	CLK		2 V		75	150		225	
<sup>t</sup> pd		$Q_H$ or $\overline{Q}_H$	4.5 V		15	30		45	
·			6 V		13	26		38	
			2 V		75	150		225	
	Н	$Q_H$ or $\overline{Q}_H$	4.5 V		15	30		45	]
			6 V		13	26		38	
			2 V		38	75		110	
t <sub>t</sub>		Any	4.5 V		8	15		22	ns
			6 V		6	13		19	

## operating characteristics, $T_A = 25^{\circ}C$

		PARAMETER	TEST CONDITIONS	TYP	UNIT
ſ	C <sub>pd</sub>	Power dissipation capacitance	No load	75	pF

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 6 \ ns$ ,  $t_f = 6 \ ns$ .
- C. For clock inputs,  $f_{\text{max}}$  is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms





#### PACKAGE OPTION ADDENDUM

11-Apr-2013

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SN74HC165QDRQ1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165QQ1	Samples
SN74HC165QPWRG4Q1	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165Q1	Samples
SN74HC165QPWRQ1	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



### **PACKAGE OPTION ADDENDUM**

11-Apr-2013

#### OTHER QUALIFIED VERSIONS OF SN74HC165-Q1:

Catalog: SN74HC165

● Enhanced Product: SN74HC165-EP

• Military: SN54HC165

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Enhanced Product - Supports Defense, Aerospace and Medical Applications


• Military - QML certified for Military and Defense Applications

### PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2013

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC165QPWRG4Q1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC165QPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 14-Mar-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC165QPWRG4Q1	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74HC165QPWRQ1	TSSOP	PW	16	2000	367.0	367.0	35.0

## D (R-PDS0-G16)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



## D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

#### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



## PW (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity