- Member of the Texas Instruments *Widebus*™ Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Less Than 2-ns Maximum Propagation Delay at 2.5-V and 3.3-V V_{CC}
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 200-V Machine Model (A115-A)
- Latch-Up Performance Exceeds 250 mA Per JESD 78
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.





This 16-bit (dual octal) noninverting bus transceiver is operational at 1.2-V to 3.6-V V_{CC}, but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVC16245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

SN74AVC16245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES142L – JULY 1998 – REVISED FEBRUARY 2000

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16245 is characterized for operation from -40°C to 85°C.

terminal assignments

DGG OR DGV PACKAGE								
(TOP VIEW)								
1 dir [48 10E						
	2	47 1A1						
1B2	3	46 1A2						
GND	4	45 GND						
1B3	5	44 1A3						
1B4 [6	43 1 A4						
V _{CC}	7	42 V _{CC}						
1B5	8	41] 1A5						
1B6 🛛	9	40 1 A6						
gnd [10	39 GND						
1B7 🛛	11	38 🛛 1A7						
1B8 🛛	12	37 🛛 1A8						
2B1 🛛	13	36 2A1						
2B2 🛛	14	35 2A2						
gnd [15	34 GND						
2B3 🛛	16	33 🛛 2A3						
2B4 🛛	17	32 2A4						
VccE	18	31 V _{CC}						
2B5	19	30 2A5						
2B6 [20	29 2A6						
gnd [21	28 GND						
2B7 🛛	22	27 2A7						
2B8	23	26 2A8						
2DIR [24	25 2OE						

FUNCTION TABLE (each 8-bit transceiver)

IN	PUTS	OPERATION			
OE	DIR	OPERATION			
L	L	B data to A bus			
L	Н	A data to B bus			
н	Х	Isolation			



logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels

2DIR 24 25 $2\overline{OE}$ 2A1 3613 2B1

To Seven Other Channels



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} 0.5 V to 4.6 V Input voltage range, V _I (see Note 1)0.5 V to 4.6 V
Voltage range applied to any input/output when the output is in the high-impedance or power-off state, V _O (see Note 1)0.5 V to 4.6 V
Voltage range applied to any input/output
when the output is in the high or low state, V_O (see Notes 1 and 2)0.5 V to V_{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)
Continuous output current, I _O ±50 mA
Continuous current through each V _{CC} or GND
Package thermal impedance, θ_{JA} (see Note 3): DGG package
DGV package
Storage temperature range, T _{stg} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNI	
\/	Supply welfage	Operating	1.4	3.6	v	
VCC	Supply voltage	Data retention only	1.2		v	
		V _{CC} = 1.2 V	VCC			
	High-level input voltage	V _{CC} = 1.4 V to 1.6 V	$0.65 \times V_{CC}$			
VIH		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7			
		$V_{CC} = 3 V \text{ to } 3.6 V$	2			
		V _{CC} = 1.2 V		GND		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		$0.35 \times V_{CC}$	· ·	
VIL	Low-level input voltage	V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7		
		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8		
VI	Input voltage		0	3.6	V	
\/_	Output voltage	Active state	0	VCC	v	
VO	Oulput voltage	3-state	0	3.6	v	
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-2		
	Static high-level output current [†]	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-4	mA	
IOHS	Static high-level output current?	V_{CC} = 2.3 V to 2.7 V		-8	IIIA	
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12]	
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		2		
IOLS	Static low-level output current [†]	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		4	mA	
	Static low-level output current	V_{CC} = 2.3 V to 2.7 V		8		
		$V_{CC} = 3 V \text{ to } 3.6 V$		12		
$\Delta t / \Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/\	
Тд	Operating free-air temperature		-40	85	°C	

⁺ Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN74AVC16245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES142L – JULY 1998 – REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST (CONDITIONS	V _{CC}	MIN TYP [†]	MAX	UNIT	
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0.2			
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05			
Vон		$I_{OHS} = -4 \text{ mA},$	VIH = 1.07 V	1.65 V	1.2		V	
		I _{OHS} = -8 mA,	VIH = 1.7 V	2.3 V	1.75			
		I _{OHS} = -12 mA,	V _{IH} = 2 V	3 V	2.3			
		I _{OLS} = 100 μA		1.4 V to 3.6 V		0.2		
		I _{OLS} = 2 mA,	V _{IL} = 0.49 V	1.4 V		0.4		
V _{OL}		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V		0.45	V	
		I _{OLS} = 8 mA,	V _{IL} = 0.7 V	2.3 V		0.55		
		I _{OLS} = 12 mA,	V _{IL} = 0.8 V	3 V		0.7		
Ц	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.6 V		±2.5	μA	
loff		V _I or V _O = 3.6 V		0		±10	μA	
loz‡		$V_{O} = V_{CC}$ or GND,	VI (OE)= VCC	3.6 V		±12.5	μA	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V		40	μA	
O O catral i anata				2.5 V	3			
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V	3		pF	
C.	A su D su suta	s $V_{O} = V_{CC}$ or GND		2.5 V	9		ъĒ	
Cio	A or B ports			3.3 V	3 V 9		pF	

[†] Typical values are measured at $T_A = 25^{\circ}C$. [‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	ETER FROM TO (INPUT) (OUTPUT)	-	V _{CC} = 1.2 V	۲ <mark>0. ۲</mark> V _{CC} =		V _{CC} = ± 0.1		۲ <mark>0.2 × 0.2</mark> ۲		۲ <mark>0.3 V_{CC} =</mark>		UNIT
		TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
^t pd	A or B	B or A	3.9	0.8	4	0.7	3	0.6	1.9	0.5	1.7	ns
ten	OE	A or B	8.4	1.5	9.2	1.4	7	1	4.3	0.7	3.7	ns
^t dis	OE	A or B	8.4	2.3	9.3	2.2	7	1.1	4	1.2	3.9	ns

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
	Power dissipation	Outputs enabled		35	38	44	ρF
Cp	C _{pd} capacitance	Outputs disabled	$C_L = 0$, $f = 10 \text{ MHz}$	6	6	7	pF





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - D. The outputs are measured one at a time with one tra
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



SN74AVC16245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES142L – JULY 1998 – REVISED FEBRUARY 2000

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 V \pm 0.15 V$ 0 2 × VCC **S1** O Open **1 k**Ω From Output TEST **S1** GND **Under Test** \cap Open ^tpd $C_L = 30 \text{ pF}$ tPLZ/tPZL $2 \times V_{CC}$ **1 k**Ω (see Note A) GND tPHZ/tPZH LOAD CIRCUIT tw V_{CC} Vcc Input VCC/2 V_{CC}/2 Timing V_{CC}/2 0 V Input 0 V **VOLTAGE WAVEFORMS** PULSE DURATION t_{su} th Vcc Output Data · V_{CC} V_{CC}/2 V_{CC}/2 Control Input V_{CC}/2 V_{CC}/2 (low-level 0 V 0 V enabling) **VOLTAGE WAVEFORMS** SETUP AND HOLD TIMES ^tPZL ^tPLZ Output VCC Vcc Waveform 1 V_{CC}/2 V_{CC}/2 S1 at $2 \times V_{CC}$ Input V_{CC}/2 OL + 0.15 V (see Note B) 0 V VOL ^tPZH ^tPHZ ^tPHL **t**PLH Output - V_{ОН} VOH Waveform 2 Vон – 0.15 V CC/2 Output V_{CC}/2 V_{CC}/2 S1 at GND 0 V VOL (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES** ENABLE AND DISABLE TIMES

- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. tpzL and tpzH are the same as t_{en} .
 - G. tp μ and tp μ are the same as t_{pd}.

Figure 3. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - D. The outputs are measured one at a time with one tra
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tPLH and tPHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



SN74AVC16245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES142L - JULY 1998 - REVISED FEBRUARY 2000



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated