

Sample &

Buy



SN65HVD30-EP, SN65HVD31-EP, SN65HVD32-EP SN65HVD33-EP, SN65HVD34-EP, SN65HVD35-EP

Support &

Community

....

SGLS367E – SEPTEMBER 2006 – REVISED SEPTEMBER 2015

# SN65HVD3x-EP 3.3-V Full-Duplex RS-485 Drivers And Receivers

Technical

Documents

### 1 Features

- 1/8 Unit-Load Option Available (up to 256 Nodes on the Bus)
- Bus-Pin ESD Protection Exceeds 15 kV HBM
- Optional Driver Output Transition Times for Signaling Rates <sup>(1)</sup> of 1 Mbps, 5 Mbps, and 25 Mbps
- Low-Current Standby Mode: <1 µA</li>
- Glitch-Free Power-Up and Power-Down Protection for Hot-Plugging Applications
- 5-V Tolerant Inputs
- Bus Idle, Open, and Short-Circuit Fail Safe
- Driver Current Limiting and Thermal Shutdown
- Meet or Exceed the Requirements of ANSI TIA/EIA-485-A and RS-422 Compatible

### 2 Applications

- Utility Meters
- DTE and DCE Interfaces
- Industrial, Process, and Building Automation
- · Point-of-Sale (POS) Terminals and Networks
- Controlled Baseline
- One Assembly and Test Site
- One Fabrication Site
- Available in Military (–55°C/125°C) Temperature Range
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
- The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

### **Typical Application Schematic**





Tools &

Software

The SN65HVD3x-EP devices are 3-state differential line drivers and differential-input line receivers that operate with 3-V power supply.

Each driver and receiver has separate input and output pins for full-duplex bus communication designs. They are designed for balanced transmission lines and interoperation with ANSI TIA/EIA-485A, TIA/EIA-422-B, ITU-T v.11, and ISO 8482:1993 standard-compliant devices.

The SN65HVD30, SN65HVD31, and SN65HVD32 are fully enabled with no external enabling pins.

The SN65HVD33, SN65HVD34, and SN65HVD35 have active-high driver enables and active-low receiver enables. A low (less than 1  $\mu$ A) standby current can be achieved by disabling both the driver and receiver.

All devices are characterized for operation from -55°C to 125°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN65HVD3x-EP	SOIC (8)	4.90 mm x 3.91 mm
SN05HVD3X-EP	SOIC (14)	8.65 mm x 3.91 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.



2

## **Table of Contents**

1	Feat	ures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Devi	ice Comparison
6	Pin	Configuration and Functions 4
7	Spe	cifications5
	7.1	Absolute Maximum Ratings5
	7.2	ESD Ratings5
	7.3	Recommended Operating Conditions 6
	7.4	Thermal Information 6
	7.5	Electrical Characteristics: Driver 7
	7.6	Electrical Characteristics: Receiver
	7.7	Switching Characteristics: Driver
	7.8	Switching Characteristics: Receiver 10
	7.9	Receiver Equalization Characteristics 10
	7.10	Dissipation Ratings 10
	7.11	Typical Characteristics 11
8	Para	meter Measurement Information

9	Deta	iled Description	17
	9.1	Overview	
	9.2	Functional Block Diagram	17
	9.3	Feature Description.	17
	9.4	Device Functional Modes	<mark>2</mark> 1
10	Арр	lication and Implementation	23
	10.1	Application Information	23
	10.2	Typical Application	23
11		er Supply Recommendations	
12	Layo	out	27
	12.1	Layout Guidelines	27
		Layout Example	
13		ce and Documentation Support	
	13.1	Related Links	
	13.2		
	13.3	Trademarks	
	13.4	Electrostatic Discharge Caution	28
	13.5	Glossary	
14		hanical, Packaging, and Orderable mation	28

### **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision D (March 2012) to Revision E

#### Added Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation

SN65HVD35-EP

### ÈXAS NSTRUMENTS

www.ti.com

Page



## 5 Device Comparison<sup>(1)</sup>

### Table 1. Available Options

BASE PART NUMBER	SIGNALING RATE	UNIT LOADS	RECEIVER EQUALIZATION	ENABLES	SOIC MARKING
SN65HVD30MDREP	25 Mbps	1/2	No	No	HVD30EP
SN65HVD31MDREP <sup>(1)</sup>	5 Mbps	1/8	No	No	PREVIEW
SN65HVD32MDREP <sup>(1)</sup>	1 Mbps	1/8	No	No	PREVIEW
SN65HVD33MDREP	25 Mbps	1/2	No	Yes	HVD33EP
SN65HVD34MDREP <sup>(1)</sup>	5 Mbps	1/8	No	Yes	PREVIEW
SN65HVD35MDREP <sup>(1)</sup>	1 Mbps	1/8	No	Yes	PREVIEW

 For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

(1) Product Preview

Table 2.	Improved	<b>Replacement Parts</b>

Part Number	Replace With	
xxx3491 xxx3490	SN65HVD33: SN65HVD30:	Better ESD protection (15 kV vs 2 kV or not specified), higher signaling rate (25 Mbps vs 20 Mbps), fractional unit load (64 nodes vs 32)
MAX3491E MAX3490E	SN65HVD33: SN65HVD30:	Higher signaling rate (25 Mbps vs 12 Mbps), fractional unit load (64 nodes vs 32)
MAX3076E MAX3077E	SN65HVD33: SN65HVD30:	Higher signaling rate (25 Mbps vs 16 Mbps), lower standby current (1 $\mu A$ vs 10 $\mu A)$
MAX3073E MAX3074E	SN65HVD34: SN65HVD31:	Higher signaling rate (5 Mbps vs 500 kbps), lower standby current (1 $\mu$ A vs 10 $\mu$ A)
MAX3070E MAX3071E	SN65HVD35: SN65HVD32:	Higher signaling rate (1 Mbps vs 250 kbps), lower standby current (1 $\mu$ A vs 10 $\mu$ A)

### 6 Pin Configuration and Functions





NC - No internal connection Pins 6 and 7 are connected together internally Pins 13 and 14 are connected together internally



#### **Pin Functions**

PIN				
NAME	D (8-PIN)	D (14-PIN)	TYPE	DESCRIPTION
A	8	12	Bus input	Receiver input (complementary to B)
В	7	11	Bus input	Receiver input (complementary to A)
D	3	5	Digital input	Driver data input
DE	—	4	Digital input	Driver enable, active high
GND	4	6, 7	Reference potential	Local device ground
NC	—	1, 8	No connect	No connect; must be left floating
R	2	2	Digital output	Receive data output
RE	—	3	Digital output	Receiver enable, active low
V <sub>CC</sub>	1	13, 14	Supply	3-V to 3.6-V supply
Y	5	9	Bus output	Driver output (complementary to Z)
Z	6	10	Bus output	Driver output (complementary to Y)

#### Submit Documentation Feedback

4

Copyright © 2006–2015, Texas Instruments Incorporated

www.ti.com

Texas

Instruments



### 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range	-0.3	6	V
$V_{(A)}, V_{(B)}, V_{(Y)}, V_{(Z)}$	Voltage range at any bus terminal (A, B, Y, Z)	-9	14	V
V <sub>(TRANS)</sub>	Voltage input, transient pulse through 100 $\Omega$ (see Figure 21) (A, B, Y, Z) $^{(3)}$	-50	50	V
VI	Input voltage range (D, DE, RE)	-0.5	7	V
P <sub>D(cont)</sub>	Continuous total power dissipation	Internally	limited <sup>(4)</sup>	
I <sub>O</sub>	Output current (receiver output only, R)		11	mA
TJ	Junction temperature		165	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

(3) This tests survivability only and the output state of the receiver is not specified.

(4) The thermal shutdown protection circuit internally limits the continuous total power dissipation. Thermal shutdown typically occurs when the junction temperature reaches 165°C.

## 7.2 ESD Ratings

				MIN	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-	Bus pins and GND	±16000	
V <sub>(ESD)</sub>	Electrostatic discharge	001, all pins <sup>(1)</sup>	All pins	±4000	V
		Charged device model (CDM), per JEDEC specification J	ESD22-C101, all pins <sup>(2)</sup>	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Documentation Feedback

5

SGLS367E-SEPTEMBER 2006-REVISED SEPTEMBER 2015

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

					MIN	NOM	MAX	UNIT	
V <sub>CC</sub>	Supply voltage				3		3.6	V	
$V_{I} \text{ or } V_{IC}$	Voltage at any bus	s terminal (se	eparate	y or common mode)	-7 <sup>(1)</sup>		12	V	
		'HVD30, 'H	IVD33				25		
1/t <sub>UI</sub>	Signaling rate	'HVD31, 'H	HVD34				5	Mbps	
		'HVD32, 'H	IVD35				1		
RL	Differential load resistance			54	60		Ω		
VIH	High-level input vo	High-level input voltage		E, RE	2		V <sub>CC</sub>	V	
V <sub>IL</sub>	Low-level input vo	w-level input voltage		E, RE	0		0.8	V	
V <sub>ID</sub>	Differential input voltage				-12		12	V	
			Driv	er	-60				
I <sub>OH</sub> High-level output c		current	Red	eiver	-8			mA	
			Driv	er			60		
I <sub>OL</sub>	Low-level output current		Red	eiver			8	mA	
T <sub>A</sub>	Ambient still-air te	mperature	1		-55		125 <sup>(2)</sup>	°C	

The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this data sheet.
 Long-term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of

overall device life. See http://www.ti.com/ep\_quality for additional information on enhanced plastic packaging.

### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	D (SOIC)	UNIT
		8 PINS	14 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	135	92	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	43	59	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44	61	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	12.1	5.7	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	49.7	30.7	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	—	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

www.ti.com

Copyright © 2006–2015, Texas Instruments Incorporated

6

Submit Documentation Feedback



SGLS367E - SEPTEMBER 2006 - REVISED SEPTEMBER 2015

#### www.ti.com

### 7.5 Electrical Characteristics: Driver

over recommended operating conditions (unless otherwise noted)

	PARAMET	ER	TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>I(K)</sub>	Input clamp volta	ge	I <sub>I</sub> = -18 mA		-1.5			V
			I <sub>O</sub> = 0	2.3		V <sub>CC</sub> + 0.1		
V <sub>OD(SS)</sub>	Steady-state diffe	erential output voltage	$R_L = 54 \Omega$ , See Figure 10 (RS	5-485)	1.5	2		V
	-		$R_L = 100 \Omega$ , See Figure 10 (R	S-422)	2	2.3		
			$V_{test} = -7$ V to 12 V, See Figu	re 11	1.5			
$\Delta  V_{OD(SS)} $		tude of steady-state voltage between	$R_L = 54 \Omega$ , See Figure 10 and	I Figure 11	-0.2		0.2	V
V <sub>OD(RING)</sub>	Differential output voltage overshoot and undershoot		$R_L = 54 \Omega$ , $C_L = 50 pF$ , See F Figure 12	igure 14 and			10% <sup>(2)</sup>	V
Peak-to-peak	'HVD30, 'HVD33	See Figure 13			0.5		V	
V <sub>OC(PP)</sub> common-mode output voltage				'HVD31, 'HVD32, 'HVD34, 'HVD35		0.25		
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage		See Figure 13		1.6		2.3	V
$\Delta V_{OC(SS)}$	Change in steady output voltage	/-state common-mode	See Figure 13		-0.05		0.05	V
		'HVD30, 'HVD31,	$V_{CC} = 0 V$ , $V_Z$ or $V_Y = 12 V$ , Other input at 0 V				90	
$I_{Z(Z)}$ or	High-impedance	'HVD32	$V_{CC} = 0 V$ , $V_Z$ or $V_Y = -7 V$ , Other input at 0 V		-10			
$I_{Y(Z)}$	state output current	'HVD33, 'HVD34,	$V_{CC} = 3 V \text{ or } 0 V, DE = 0 V,$ $V_Z \text{ or } V_Y = 12 V$	Other input			90	μA
		'HVD35	$V_{CC} = 3 V \text{ or } 0 V, DE = 0 V,$ $V_Z \text{ or } V_Y = -7 V$	at 0 V	-10			
$I_{Z(S)}$ or	s) or Short-circuit output current		$V_Z$ or $V_Y = -7 V$	Other input		. 250		~ ^
I <sub>Y(S)</sub>			$V_Z$ or $V_Y$ = 12 V	at 0 V		±250		mA
l <sub>l</sub>	Input current	D, DE			0		100	μA
C <sub>(OD)</sub>	Differential output	t capacitance	V <sub>OD</sub> = 0.4 sin (4E6πt) + 0.5 V	, DE at 0 V		16		pF

(1) All typical values at 25°C with 3.3-V supply

(2) 10% of the peak-to-peak differential output voltage swing, per TIA/EIA-485

7

SGLS367E – SEPTEMBER 2006 – REVISED SEPTEMBER 2015

### 7.6 Electrical Characteristics: Receiver

over recommended operating conditions (unless otherwise noted)

PARAMETER		R	TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going differential voltage	input threshold	$I_0 = -8 \text{ mA}$				-0.02	V
	Negative-going	'HVD30			-0.15			
V <sub>IT-</sub>	differential input threshold voltage	'HVD33	$I_{O} = 8 \text{ mA}$		-0.2			V
$V_{hys}$	Hysteresis voltage (VIT+ -	· V <sub>IT</sub> )				50		mV
V <sub>IK</sub>	Enable-input clamp voltag	je	I <sub>I</sub> = -18 mA		-1.5			V
V	Output voltage		$V_{ID}$ = 200 mV, $I_O$ = -8 mA, See Figure 17		2.4			V
Vo	Output voltage		$V_{ID} = -200 \text{ mV}, I_O = 8 \text{ mA}, \text{See Figure 17}$				0.4	V
I <sub>O(Z)</sub>	High-impedance-state out	tput current	$V_0 = 0 \text{ or } V_{CC}, \overline{RE} \text{ at } V_{CC}$		-1		1	μA
			$V_A$ or $V_B = 12 V$			0.05	0.1	
		'HVD31, 'HVD32,	$V_A$ or $V_B = 12$ V, $V_{CC} = 0$ V	Other		0.06	0.1	
		'HVD34, 'HVD35	$V_A \text{ or } V_B = -7 \text{ V}$	input at 0 V	-0.10	-0.04		
I <sub>A</sub> or	Due insut summer		$V_A$ or $V_B = -7$ V, $V_{CC} = 0$ V		-0.10	-0.03		mA
IB	Bus input current		$V_A \text{ or } V_B = 12 \text{ V}$			0.20	0.35	
		'HVD30, 'HVD33	$V_A$ or $V_B = 12$ V, $V_{CC} = 0$ V	Other		0.24	0.4	
			$V_A$ or $V_B = -7 V$	input at 0 V	-0.35	-0.18		
			$V_A$ or $V_B = -7$ V, $V_{CC} = 0$ V		-0.25	-0.13		
I <sub>IH</sub>	Input current, RE		V <sub>IH</sub> = 0.8 V or 2 V		-60			μA
C <sub>ID</sub>	Differential input capacita	nce	V <sub>ID</sub> = 0.4 sin (4E6πt) + 0.5 V, DE at 0 V			15		pF
SUPP	LY CURRENT							
		'HVD30	- D at 0 V or V <sub>CC</sub> and no load				2.1	
		'HVD31, 'HVD32					6.4	mA
		'HVD33	RE at 0 V, D at 0 V or V <sub>CC</sub> , DE at 0 V,				1.8	
		'HVD34, 'HVD35	No load (receiver enabled and driver disabled)				2.2	
I <sub>CC</sub>	Supply current	'HVD33, 'HVD34, 'HVD35	$\ensuremath{\overline{\text{RE}}}$ at $V_{CC},$ D at $V_{CC},$ DE at 0 V, No load (receiver disabled and driver disabled)			0.022	1.5	μA
		'HVD33	$\overline{RE}$ at 0 V, D at 0 V or V <sub>CC</sub> , DE at V <sub>CC</sub> ,				2.1	
		'HVD34, 'HVD35	No load (receiver enabled and driver enabled)				6.5	mA
		'HVD33	$\overline{RE}$ at V <sub>CC</sub> , D at 0 V or V <sub>CC</sub> , DE at V <sub>CC</sub>				1.8	
		'HVD34, 'HVD35	No load (receiver disabled and driver enabled)				6.2	

(1) All typical values at 25°C with 3.3-V supply

Submit Documentation Feedback

Product Folder Links: SN65HVD30-EP SN65HVD31-EP SN65HVD32-EP SN65HVD33-EP SN65HVD34-EP SN65HVD35-EP

8



www.ti.com



SGLS367E - SEPTEMBER 2006 - REVISED SEPTEMBER 2015

#### www.ti.com

### 7.7 Switching Characteristics: Driver

over recommended operating conditions (unless otherwise noted)

	PARAMETE	R	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
		'HVD30, 'HVD33		4	10	23		
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	'HVD31, 'HVD34		25	38	65	ns	
		'HVD32, 'HVD35		120	175	305		
		'HVD30, 'HVD33		4	9	23		
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	'HVD31, 'HVD34		25	38	65	ns	
		'HVD32, 'HVD35		120	175	305		
		'HVD30, 'HVD33		2.5	5	18		
tr	Differential output signal rise time	'HVD31, 'HVD34	$R_L = 54 \Omega, C_L = 50 pF,$ See Figure 14	20	37	60	ns	
		'HVD32, 'HVD35		120	185	300		
		'HVD30, 'HVD33		2.5	5	18		
f	Differential output signal fall time	'HVD31, 'HVD34		20	35	60	ns	
		'HVD32, 'HVD35		120	180	300		
		'HVD30, 'HVD33			0.6		ns	
sk(p)	Pulse skew ( t <sub>PHL</sub> – t <sub>PLH</sub>  )	'HVD31, 'HVD34			2.0			
		'HVD32, 'HVD35			5.1			
		'HVD33				45	ns	
PZH1	Propagation delay time, high- impedance to high-level output	'HVD34	$R_{L} = 110 \Omega, \overline{RE} \text{ at } 0 \text{ V},$			235		
		'HVD35	D = 3 V  and  S1 = Y,  or			490		
		'HVD33	D = 0 V and S1 = Z, See Figure 15			25	25 65 ns 165	
PHZ	Propagation delay time, high- level to high-impedance output	'HVD34				65		
		'HVD35				165		
		'HVD33			35			
PZL1	Propagation delay time, high- impedance to low-level output	'HVD34		190			ns	
		'HVD35	— R <sub>L</sub> = 110 Ω, RE at 0 V, D = 3 V and S1 = Z, or			490		
		'HVD33	D = 0 V and S1 = Y,			30		
PLZ	Propagation delay time, low- level to high-impedance output	'HVD34	See Figure 16			120	ns	
	iever to high-impedance output	'HVD35				290		
		'HVD30	$R_L = 110 \Omega$ , $\overline{RE}$ at 3 V,			4000		
Propagation delay time, standby PZH2 to high-level output		'HVD33	D = 3 V and S1 = Y, or D = 0 V and S1 = Z, See Figure 15			5000	000 ns	
		'HVD30	$R_L = 110 \Omega$ , $\overline{RE}$ at 3 V,			4000	00	
t <sub>PZL2</sub>	Propagation delay time, standby to low-level output	'HVD33	D = 3 V and S1 = Z, or D = 0 V and S1 = Y, See Figure 16			5000	ns	

(1) All typical values at 25°C with 3.3-V supply

9

Product Folder Links: SN65HVD30-EP SN65HVD31-EP SN65HVD32-EP SN65HVD33-EP SN65HVD34-EP SN65HVD35-EP

SGLS367E-SEPTEMBER 2006-REVISED SEPTEMBER 2015

### 7.8 Switching Characteristics: Receiver

over operating free-air temperature range (unless otherwise noted)

	PARAMETER			ONDITIONS	MIN	TYP	MAX	UNIT	
	Branagation dology time	'HVD30, 'HVD33				26	60		
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	'HVD31, 'HVD32, 'HVD34, 'HVD35				47	70	ns	
	Dranagation dalow time	'HVD30, 'HVD33		V <sub>ID</sub> = −1.5 V to 1.5 V, C <sub>L</sub> = 15 pF, See Figure 18		29	60		
t <sub>PLH</sub>	Propagation delay time, high- to low-level output	'HVD31, 'HVD32, 'HVD34, 'HVD35	$V_{\rm ID} = -1.5 \mathrm{V} \mathrm{tr}$			49	70	ns	
		'HVD30, 'HVD33	$C_{L} = 15 \text{ pF}, \text{ S}$				12		
t <sub>sk(p)</sub>	Pulse skew ( $ t_{PHL} - t_{PLH} $ )	'HVD31, 'HVD34, 'HVD32, 'HVD35					10	ns	
	Output signal riss time	'HVD30					10	200	
t <sub>r</sub>	Output signal rise time	'HVD33					18	ns	
t <sub>f</sub>	Output signal fall time						12.5	ns	
t <sub>PHZ</sub>	Output disable time from I	nigh level	DE at 3 V				20	ns	
t <sub>PZH1</sub>	Output enable time to high	n level	DE at 5 V	C <sub>L</sub> = 15 pF,			20	ns	
	Propagation delay time,	'HVD30		See Figure 19			4000		
t <sub>PZH2</sub>	standby to high-level output	'HVD33	DE at 0 V			5000	ns		
t <sub>PLZ</sub>	Output disable time from I	ow level					20	ns	
t <sub>PZL1</sub>	Output enable time to low	level	DE at 3 V C <sub>1</sub> = 15 pF,				20	ns	
	Propagation delay time,	'HVD30	DE at 0 V				4000	ns	
t <sub>PZL2</sub>	standby to low-level output	'HVD33					5000	ns	

### 7.9 Receiver Equalization Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS		DEVICE	MIN TYP <sup>(1)</sup>	MAX	UNIT	
			PREVIEW						
			25 Mbps	150 m	'HVD33 <sup>(2)</sup>	PREVIEW			
				200 m	'HVD33 <sup>(2)</sup>	PREVIEW			
					200 m	'HVD33 <sup>(2)</sup>	PREVIEW		
	Peak-to-peak	Pseudo-random NRZ code	10 Mbps	250 m	'HVD33 <sup>(2)</sup>	PREVIEW	ns		
t <sub>j(pp)</sub>	eye-pattern jitter	with a bit pattern length of $2^{16} - 1$ , Belden 3105A cable		300 m	'HVD33 <sup>(2)</sup>	PREVIEW			
		,	5 Mbps	500 m	'HVD34 <sup>(2)</sup>	PREVIEW			
			O Mhaa	500 m	'HVD33 <sup>(2)</sup>	PREVIEW			
			3 Mbps	500 m	'HVD34 <sup>(2)</sup>	PREVIEW			
			1 Mbps	1000 m	'HVD34 <sup>(2)</sup>	PREVIEW			

(1)

All typical values are at  $V_{CC}$  = 5 V and temperature = 25°C. The SN65HVD33-EP and the SN65HVD34-EP do not have receiver equalization, but are specified for comparison. (2)

#### 7.10 Dissipation Ratings

PARAM ETER	DEVICE	TEST CONDITIONS	MIN MAX	UNIT
	'HVD30 (25 Mbps)			
	'HVD31 (5 Mbps)	$R_L = 60 \Omega$ , $C_L = 50 pF$ , Input to D a 50% duty cycle square wave at indicated signaling rate, $T_A = 85^{\circ}C$	213	mW
Б	'HVD32 (1 Mbps)		193	
PD	'HVD33 (25 Mbps)		197	
	'HVD34 (5 Mbps)	$R_L$ = 60 Ω, $C_L$ = 50 pF, DE at V <sub>CC</sub> , $\overline{RE}$ at 0 V, Input to D a 50% duty cycle square wave at indicated signaling rate, $T_A$ = 85°C	193	mW
	'HVD35 (1 Mbps)		248	

10 Submit Documentation Feedback



## 7.11 Typical Characteristics



Copyright © 2006–2015, Texas Instruments Incorporated

Submit Documentation Feedback 11

Product Folder Links: SN65HVD30-EP SN65HVD31-EP SN65HVD32-EP SN65HVD33-EP SN65HVD34-EP SN65HVD35-EP

## SN65HVD30-EP, SN65HVD31-EP, SN65HVD32-EP SN65HVD33-EP, SN65HVD34-EP, SN65HVD35-EP

SGLS367E - SEPTEMBER 2006 - REVISED SEPTEMBER 2015

### **Typical Characteristics (continued)**





www.ti.com

12



#### 8 Parameter Measurement Information











Figure 12. V<sub>OD(RING)</sub> Waveform and Definitions

 $V_{OD(RING)}$  is measured at four points on the output waveform, corresponding to overshoot and undershoot from the  $V_{OD(H)}$  and  $V_{OD(L)}$  steady state values.



Input: PRR = 500 kHz, 50% Duty Cycle,  $t_r$  < 6 ns,  $t_f$  < 6 ns,  $Z_O$  = 50  $\Omega$ 

#### Figure 13. Test Circuit and Definitions for Driver Common-Mode Output Voltage

Copyright © 2006–2015, Texas Instruments Incorporated



### **Parameter Measurement Information (continued)**



A. Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r$  < 6 ns,  $t_f$  < 6 ns,  $Z_O$  = 50  $\Omega$ 

### Figure 14. Driver Switching Test Circuit and Voltage Waveforms



A. Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r < 6$  ns,  $t_f < 6$  ns,  $Z_O = 50 \Omega$ 

B. C<sub>L</sub> Includes Fixture and Instrumentation Capacitance

#### Figure 15. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms



A. Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r$  < 6 ns,  $t_f$  < 6 ns,  $Z_O$  = 50  $\Omega$ 

#### Figure 16. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms







SGLS367E - SEPTEMBER 2006 - REVISED SEPTEMBER 2015

### **Parameter Measurement Information (continued)**



- A. C<sub>L</sub> Includes Fixture and Instrumentation Capacitance
- B. Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r$  < 6 ns,  $t_f$  < 6 ns,  $Z_O$  = 50  $\Omega$

### Figure 18. Receiver Switching Test Circuit and Voltage Waveforms



A. Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r < 6$  ns,  $t_f < 6$  ns,  $Z_O = 50 \Omega$ 

### Figure 19. Receiver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms



A. Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r$  < 6 ns,  $t_f$  < 6 ns,  $Z_O$  = 50  $\Omega$ 

### Figure 20. Receiver Enable Time From Standby (Driver Disabled)

Copyright © 2006–2015, Texas Instruments Incorporated



### Parameter Measurement Information (continued)



Figure 21. Test Circuit, Transient Over Voltage Test



### 9 Detailed Description

### 9.1 Overview

The SN65HVD3x-EP devices are low-power, full-duplex RS-485 transceivers available in three speed grades suitable for data transmission of 1 Mbps, 5 Mbps, and 50 Mbps.

The SN65HVD30, SN65HVD31, and SN65HVD32 devices are fully enabled with no external enabling pins. The SN65HVD33, SN65HVD34, and SN65HVD35 devices have active-high driver enables and active-low receiver enables. A standby current of less than 1  $\mu$ A can be achieved by disabling both driver and receiver.

### 9.2 Functional Block Diagram



### 9.3 Feature Description

#### 9.3.1 Low-Power Standby Mode

When both the driver and receiver are disabled (DE is low and  $\overline{RE}$  is high), the device is in standby mode. If the enable inputs are in this state for less than 60 ns, the device does not enter standby mode. This guards against inadvertently entering standby mode during driver or receiver enabling. The device in standby mode only when the enable inputs are held in this state for 300 ns or more. In this low-power standby mode, most internal circuitry is powered down, and the supply current is typically less than 1 nA. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.





If only the driver is re-enabled (DE transitions to high) the driver outputs are driven according to the D input after the enable times given by  $t_{PZH2}$  and  $t_{PZL2}$  in the driver switching characteristics. If the D input is open when the driver is enabled, the driver output defaults to Y high and Z low, in accordance with the driver-failsafe feature.

Copyright © 2006–2015, Texas Instruments Incorporated



### Feature Description (continued)

If only the receiver is re-enabled ( $\overline{RE}$  transitions to low) the receiver output is driven according to the state of the bus inputs (A and B) after the enable times given by  $t_{PZH2}$  and  $t_{PZL2}$  in the receiver switching characteristics. If there is no valid state on the bus the receiver responds as described in the failsafe operation section.

If both the receiver and driver are re-enabled simultaneously, the receiver output is driven according to the state of the bus inputs (A and B) and the driver output is driven according to the D input. Note that the state of the active driver affects the inputs to the receiver. Therefore, the receiver outputs are valid as soon as the driver outputs are valid.

### 9.3.2 Driver Output Current Limiting

The RS-485 standard (ANSI/TIA/EIA-485-A or equivalently ISO 8482) specifies a 250-mA driver output current limit to prevent damage caused by data contention on the bus. That applies in the event that two or more transceivers drive the bus to opposing states at the same time. The SN65HVD3x-EP family of devices includes current-limiting circuitry that prevents damage under these conditions.

### NOTE

This current limit prevents damage during the bus contention, but the logic state of the bus can be indeterminate as specified by the standard, so communication errors can occur.

In a specific combination of circumstances, a condition can occur in which current through the bus pin exceeds the 250-mA limit. This combination of conditions is not normally included in RS-485 applications:

- Loading capacitance on the pin is less than 500 pF
- The bus pin is directly connected to a voltage more negative than -1 V
- The device is supplied with V<sub>CC</sub> equal to or greater than 3.3 V
- The driver is enabled
- The bus pin is driving to the logic high state

In these specific conditions, the normal current-limit circuitry and thermal-shutdown circuitry does not limit or shutdown the current flow. If the current is allowed to continue, the device heats up in a localized area near the driver outputs, and the device can be damaged.

Typical RS-485 twisted-pair cable has a capacitance of approximately 50 pF/meter. Therefore, it is expected that 10 meters of cable can provide sufficient capacitance to prevent this latch-up condition.

The -7 to +12-V common mode range specified by RS-485 is intended to allow communication between transceivers separated by significant distances when ground offsets may occur due to temporary current surges, electrical noise, and so on. Under those circumstances, the inherent cable needed to connect separated transceivers ensures that the conditions previously listed do not occur. For a transceiver separated by only a short cable length or backplane applications, it is unusual for there to be a steady-state negative common-mode voltage. It is possible for a negative power supply to be shorted to the bus lines due to miswiring or cable damage; however, this is a different root cause fault, and robust devices such as the SN65HVD178x family should be used for surviving power supply or miswiring faults.

The 250-mA current limit in the RS-485 standard is intended to prevent damage caused by data contention on the bus; that is, in the event that two or more transceivers drive the bus to different states at the same time. These devices are not damaged under these conditions because all RS-485 drivers have output impedance sufficient to prevent the direct connection condition stated previously. Typical RS-485 driver output impedance is on the order of 10  $\Omega$  to 30  $\Omega$ .

#### 9.3.3 Hot-Plugging

These devices are designed to operate in *hot swap* or *hot pluggable* applications. Key features for hot-pluggable applications are:

- Power-up
- Power-down glitch-free operation
- Default disabled input/output pins
- Receiver failsafe

18 Submit Documentation Feedback Copyright © 2006–2015, Texas Instruments Incorporated Product Folder Links: SN65HVD30-EP SN65HVD31-EP SN65HVD32-EP SN65HVD33-EP SN65HVD34-EP SN65HVD35-EP



#### Feature Description (continued)

As shown in Figure 9, an internal power-on reset circuit keeps the driver outputs in a high-impedance state until the supply voltage has reached a level at which the device reliably operates. This ensures that no spurious bits are transmitted on the bus pin outputs as the power supply turns on or turns off.

As shown in the *Device Functional Modes*, the enable inputs have the feature of default disable on both the driver enable and receiver enable. This ensures that the device neither drives the bus nor reports data on the R pin until the associated controller actively drives the enable pins.

#### 9.3.4 Receiver Failsafe

The differential receivers of the SN65HVD3x-EP family are failsafe to invalid bus states caused by:

- Open bus conditions such as a disconnected connector
- Shorted bus conditions such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver outputs a failsafe logic high state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the input indeterminate range does not include zero volts differential. In order to comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input  $V_{ID}$  is more positive than 200 mV, and must output a low when  $V_{ID}$  is more negative than -200 mV. The receiver parameters which determine the failsafe performance are  $V_{IT+}$ ,  $V_{IT-}$ , and  $V_{HYS}$  (the separation between  $V_{IT+}$  and  $V_{IT-}$ . As shown in the *Electrical Characteristics: Receiver* table, differential signals more negative than -200 mV always cause a low receiver output, and differential signals more positive than 200 mV always cause a high receiver output.

When the differential input signal is close to zero, it is still above the  $V_{IT+}$  threshold, and the receiver output is high. Only when the differential input is more than  $V_{HYS}$  below  $V_{IT+}$  does the receiver output transition to a low state. Therefore, the noise immunity of the receiver inputs during a bus fault conditions includes the receiver hysteresis value ( $V_{HYS}$ ) as well as the value of  $V_{IT+}$ .



Figure 23. SN65HVD30-35 Noise Immunity Under Bus Fault Conditions

### 9.3.5 Safe Operation With Bus Contention

These devices incorporate a driver current limit of 250 mA across the RS-485 common-mode range of -7 V to +12 V. As stated in the *Application Guidelines for TIA/EIA-485-A* <sup>(1)</sup>, this sets a practical limitation to prevent damage during bus contention events. Contention can occur during system initialization, during system faults, or whenever two or more drivers are active at the same time.

(1) TIA/EIA Telecommunications System Bulletin TSB89, Application Guidelines for TIA/EIA-485-A

### Feature Description (continued)

Figure 24 shows a 2-node system to demonstrate bus contention by forcing both drivers to be active in opposing states.



Figure 24. Bus Contention Example

Figure 25 shows typical operation in a bus contention event. The bottom trace illustrates how the SN65HVD33 device at Node 1 continues normal operation after a contention event between the two drivers with a -7-V ground offset on Node 2. This illustrates how the SN65HVD3x-EP family of devices operates robustly in spite of bus contention faults, even with large common-mode offsets.



Figure 25. SN65HVD3x-EP Drivers Operate Correctly After Bus Contention Faults

#### 9.4 Device Functional Modes

Table 3-Table 6 list the functional modes of the S65HVDxx Devices.

#### Table 3. SN65HVD33, SN65HVD34, SN65HVD35 Driver

IN	PUTS	OUTPUTS		
D	DE	Y	Z	
Н	н	Н	L	
L	Н	L	Н	
Х	L or open	Z	Z	
Open	н	L	Н	

#### Table 4. SN65HVD33, SN65HVD34, SN65HVD35 Receiver

DIFFERENTIAL INPUTS $V_{ID} = V_{(A)} - V_{(B)}$	ENABLE RE	OUTPUT R
$V_{ID} \leq -0.2 V$	L	L
$-0.2 \text{ V} < \text{V}_{\text{ID}} < -0.02 \text{ V}$	L	—
$-0.02 \text{ V} \leq \text{V}_{\text{ID}}$	L	Н
Х	H or open	Z
Open Circuit	L	Н
Idle circuit	L	Н
Short Circuit, $V_{(A)} = V_{(B)}$	L	Н

#### Table 5. SN65HVD30, SN65HVD31, SN65HVD32 Driver

INPUT	OUTPUTS		
D	Y	Z	
Н	Н	L	
L	L	Н	
Open	L	Н	

#### Table 6. SN65HVD30, SN65HVD31, SN65HVD32 Receiver

DIFFERENTIAL INPUTS $V_{ID} = V_{(A)} - V_{(B)}$	OUTPUT R
$V_{ID} \leq -0.2 V$	L
$-0.02 \text{ V} \leq \text{V}_{\text{ID}}$	Н
Open Circuit	Н
Idle circuit	Н
Short Circuit, V <sub>(A)</sub> = V <sub>(B)</sub>	Н

#### SN65HVD30-EP, SN65HVD31-EP, SN65HVD32-EP SN65HVD33-EP, SN65HVD34-EP, SN65HVD35-EP SGLS367E - SEPTEMBER 2006-REVISED SEPTEMBER 2015

Texas INSTRUMENTS

www.ti.com



Figure 26. Equivalent Input and Output Schematic Diagrams

Table 7	Input	Attenuator	Resistance	Values
	mpuι	Allenualui	Resistance	values

PART NUMBER	R1, R2	R3
SN65HVD30, SN65HVD33	9 kΩ	45 kΩ
SN65HVD31, SN65HVD32, SN65HVD34, SN65HVD35	36 kΩ	180 kΩ



### 10 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### **10.1** Application Information

The SN65HVD3x-EP family consists of full-duplex RS-485 transceivers commonly used for asynchronous data transmissions. Full-duplex implementation requires two signal pairs (four wires), and allows each node to transmit data on one pair while simultaneously receiving data on the other pair.

To eliminate line reflections, each cable end is terminated with a termination resistor ( $R_T$ ) whose value matches the characteristic impedance ( $Z_0$ ) of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.



Figure 27. Typical RS-485 Network With Full-Duplex Transceivers

### **10.2 Typical Application**

A full-duplex RS-485 network consists of multiple transceivers connecting in parallel to two bus cables. On one signal pair, a master driver transmits data to multiple slave receivers. The master driver and slave receivers can remain fully enabled at all times. On the other signal pair, multiple slave drivers transmit data to the master receiver. To avoid bus contention, the slave drivers must be intermittently enabled and disabled such that only one driver is enabled at any time, as in half-duplex communication. The master receiver can remain fully enabled at all times.

Because the driver cannot be disabled, only connect one driver to the bus when using the SN65HVD30, SN65HVD31, or SN65HVD32 devices.



### Typical Application (continued)



Figure 28. Full-Duplex Transceiver Configurations

### 10.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

### 10.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and bus length, meaning the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable can be without introducing data errors. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.



Figure 29. Cable Length vs Data Rate Characteristic

Even higher data rates are achievable (such as 26 Mbps for the SN65HVD30 and SN65HVD33 devices) in cases where the interconnect is short enough (or has suitably low attenuation at signal frequencies) to not degrade the data.



### **Typical Application (continued)**

### 10.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, must be as short as possible. Stubs present a nonterminated piece of bus line that can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub must be less than one-tenth of the rise time of the driver; thus giving a maximum physical stub length as shown in Equation 1.

 $L_{stub} \le 0.1 \times t_r \times v \times c$ 

where:

- t<sub>r</sub> is the 10/90 rise time of the driver
- c is the speed of light  $(3 \times 10^8 \text{ m/s})$
- v is the signal velocity of the cable or trace as a factor of c

(1)

Per Equation 1, Table 8 shows the maximum cable-stub lengths for the minimum driver output rise times of the SN65HVD3x-EP full-duplex family of transceivers for a signal velocity of 78%.

DEVICE	MINIMUM DRIVER OUTPUT RISE TIME (ns)	MAXIMUM STUB LENGTH			
DEVICE		(m)	(ft)		
SN65HVD30	4	0.1	0.3		
SN65HVD31	25	0.6	1.9		
SN65HVD32	120	2.8	9.2		
SN65HVD33	4	0.1	0.3		
SN65HVD34	25	0.6	1.9		
SN65HVD35	120	2.8	9.2		

#### Table 8. Maximum Stub Length

#### 10.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k $\Omega$ . Because the SN65HVD30 and SN65HVD33 devices are 1/2 UL transceivers, it is possible to connect up to 64 receivers to the bus. Likewise, the SN65HVD31, SN65HVD32, SN65HVD34, and SN65HVD35 devices are 1/8 UL transceivers that can support up to 256 receivers.

Submit Documentation Feedback 25

#### 10.2.2 Detailed Design Procedure

To protect bus nodes against high-energy transients, the implementation of external transient protection devices is necessary (see Figure 30).





#### Table 9. Bill of Materials

DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER
XCVR	3.3-V Full-Duplex RS-485 Transceiver	SN65HVD33	TI
R1, R2	10-Ω, Pulse-Proof Thick-Film Resistor	CRCW060310RJNEAHP	Vishay
TVS	Bidirectional 400-W Transient Suppressor	CDSOT23-SM712	Bourns

### 10.2.3 Application Curve



Signals from top to bottom: D, Y, Z, VOD

#### Figure 31. SN65HVD33-EP Transient Waveform



### 11 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply must be decoupled with a 100-nF ceramic capacitor located as close as possible to the supply pins. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps compensate for the resistance and inductance of the PCB power planes.

### 12 Layout

### 12.1 Layout Guidelines

Robust and reliable bus-node design often requires the use of external transient protection devices to protect against EFT and surge transients that can occur in industrial environments. Because these transients have a wide frequency bandwidth (from approximately 3 MHz to 3 GHz), high-frequency layout techniques must be applied during PCB design.

- Place the protection circuitry close to the bus connector to prevent noise transients from entering the board.
- Use V<sub>CC</sub> and ground planes to provide low-inductance. High-frequency currents follow the path of least inductance and not the path of least impedance.
- Design the protection components into the direction of the signal path. Do not force the transients currents to divert from the signal path to reach the protection device.
- Apply 100-nF to 220-nF bypass capacitors as close as possible to the V<sub>CC</sub> pins of transceiver, UART, and controller ICs on the board.
- Use at least two vias for V<sub>CC</sub> and ground connections of bypass capacitors and protection devices to minimize effective via inductance.
- Use 1-kΩ to 10-kΩ pullup or pulldown resistors for enable lines to limit noise currents in these lines during transient events.
- Insert series pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs), which reduces the transients to a few hundred volts of clamping voltage and transient blocking units (TBUs) that limit transient current to 200 mA.

### 12.2 Layout Example





Copyright © 2006–2015, Texas Instruments Incorporated

Submit Documentation Feedback 27

## 13 Device and Documentation Support

### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN65HVD30-EP	Click here	Click here	Click here	Click here	Click here
SN65HVD31-EP	Click here	Click here	Click here	Click here	Click here
SN65HVD32-EP	Click here	Click here	Click here	Click here	Click here
SN65HVD33-EP	Click here	Click here	Click here	Click here	Click here
SN65HVD34-EP	Click here	Click here	Click here	Click here	Click here
SN65HVD35-EP	Click here	Click here	Click here	Click here	Click here

#### Table 10. Related Links

### 13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 13.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 13.4 Electrostatic Discharge Caution



28

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.5 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

FXAS



21-Oct-2014

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN65HVD30MDREP	(1) ACTIVE	SOIC	Drawing	8	2500	(2) Green (RoHS	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	-55 to 125	(4/5) HVD30EP	_
SINOSHVD30IVIDREP	ACTIVE	3010	D	0	2500	& no Sb/Br)	CU NIPDAU	Level-1-260C-ONLIN	-55 10 125	HVD30EP	Samples
SN65HVD30MDREPG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HVD30EP	Samples
SN65HVD33MDREP	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HVD33EP	Samples
SN65HVD33MDREPG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HVD33EP	Samples
V62/06634-01XE	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HVD30EP	Samples
V62/06634-04YE	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HVD33EP	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

21-Oct-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN65HVD30-EP, SN65HVD33-EP :

• Catalog: SN65HVD30, SN65HVD33

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD30MDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD33MDREP	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

21-Oct-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD30MDREP	SOIC	D	8	2500	367.0	367.0	35.0
SN65HVD33MDREP	SOIC	D	14	2500	333.2	345.9	28.6

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated