SN65HVD3080E





#### LOW-POWER RS-485 FULL-DUPLEX DRIVERS/RECEIVERS

Check for Samples: SN65HVD3080E, SN65HVD3083E, SN65HVD3086E

#### **FEATURES**


- Low Quiescent Power
  - 375 µA (Typical) Enabled Mode
  - 2 nA (Typical) Shutdown Mode
- Small MSOP Package
- 1/8 Unit-Load—Up to 256 Nodes per Bus
- 16 kV Bus-Pin ESD Protection, 6 kV All Pins
- Failsafe Receiver (Bus Open, Short, Idle)
- TIA/EIA-485A Standard Compliant
- RS-422 Compatible
- Power-Up, Power-Down Glitch-Free Operation

#### **APPLICATIONS**

- Motion Controllers
- Point-of-Sale (POS) Terminals
- Rack-to-Rack Communications
- Industrial Networks
- Power Inverters
- Battery-Powered Applications
- Building Automation

# DGS PACKAGE (TOP VIEW) R 1 10 Vcc RE 2 9 A DE 3 8 B D 4 7 Z GND 5 6 Y

#### D PACKAGE (TOP VIEW)



NC - No internal connection

Pins 6 and 7 are connected together internally Pins 13 and 14 are connected together internally

#### **DESCRIPTION**


Each of these devices is a balanced driver and receiver designed for full-duplex RS-485 or RS-422 data bus networks. Powered by a 5-V supply, they are fully compliant with the TIA/EIA-485A standard.

With controlled bus output transition times, the devices are suitable for signaling rates from 200 kbps to 20 Mbps.

The devices are designed to operate with a low supply current, less than 1 mA (typical), exclusive of the load. When in the inactive shutdown mode, the supply current drops to a few nanoamps, making these devices ideal for power-sensitive applications.

The wide common-mode range and high ESD protection levels of these devices make them suitable for demanding applications such as motion controllers, electrical inverters, industrial networks, and cabled chassis interconnects where noise tolerance is essential.

These devices are characterized for operation over the temperature range -40°C to 85°C



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION

PART NUMBER	SIGNALING RATE	PACKAGE <sup>(1)</sup>	MARKED AS
SN65HVD3080E	200 kbps		BTT
SN65HVD3083E	1 Mbps	DGS, DGSR 10-pin MSOP (2)	BTU
CNICELIVIDADOCE	20 Mbps		BTF
SN65HVD3086E	20 Mbps	D 14-pin SOIC	HVD3086

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

		UNIT
V <sub>CC</sub>	Supply voltage range (2)	–0.3 V to 7 V
$V_{(A)}, V_{(B)}, V_{(Y)}, V_{(Z)}$	Voltage range at any bus terminal (A, B, Y, Z)	−9 V to 14 V
V <sub>(TRANS)</sub>	Voltage input, transient pulse through 100 $\Omega$ . See Figure 10 (A, B, Y, Z)	–50 to 50 V
V <sub>I</sub>	Input voltage range (D, DE, RE)	-0.3 V to V <sub>CC</sub> +0.3 V
P <sub>D</sub>	Continuous total power dissipation	See the dissipation rating table
TJ	Junction temperature	170°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **POWER DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> < 25°C	DERATING FACTOR (1) ABOVE T <sub>A</sub> < 25°C	T <sub>A</sub> = 85°C
10-pin MSOP (DGS)	463 mW	3.71 mW/°C	241 mW
14-pin SOIC (D)	765 mW	6.1 mW/°C	400 mW

<sup>(1)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

#### **ELECTROSTATIC DISCHARGE PROTECTION**

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Human Body Model <sup>(1)</sup>	A,B,Y,Z, and GND	16		kV
	All pins	6		kV
Charged Device Mode (2)	All pins	1.5		kV
Machine Model <sup>(3)</sup>	All pins	400		V

Tested in accordance JEDEC Standard 22, Test Method A114-A. Bus pin stressed with respect to a common connection of GND and V<sub>CC</sub>.

<sup>(2)</sup> The R suffix indicated tape and reel.

<sup>(2)</sup> All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

<sup>(2)</sup> Tested in accordance JEDEC Standard 22, Test Method C101.

<sup>(3)</sup> Tested in accordance JEDEC Standard 22, Test Method A115.



#### **SUPPLY CURRENT**

over recommended operating conditions unless otherwise noted

		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		RE at 0 V, D and DE at V <sub>CC</sub> , No load	Receiver enabled, Driver enabled		375	750	μΑ
I <sub>CC</sub> Supply current	RE at 0 V, D and DE at 0 V, No load	Receiver enabled, Driver disabled		300	680	μΑ	
	Supply current	RE at V <sub>CC</sub> , D and DE at V <sub>CC</sub> , No load	Receiver disabled, Driver enabled		240	600	μΑ
		RE and D at V <sub>CC</sub> , DE at 0 V, No load	Receiver disabled, Driver disabled		2	1000	nA

#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range unless otherwise noted

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	V
$V_{\text{I}}$ or $V_{\text{IC}}$	Voltage at any bus terminal (	separately or common mode)	-7 <sup>(1)</sup>		12	
V <sub>IH</sub>	High-level input voltage	D, DE, RE	2		$V_{CC}$	
V <sub>IL</sub>	Low-level input voltage	D, DE, RE	0		0.8	V
V <sub>ID</sub>	Differential input voltage		-12		12	V
		Dynamic , See Figure 11				V
	High level autout august	Driver	-60			^
I <sub>OH</sub>	High-level output current	Receiver	-10			mA
	Law law allow days days and	Driver			60	1
I <sub>OL</sub>	Low-level output current	Receiver			10	mA
TJ	Junction temperature				150	00
T <sub>A</sub>	Ambient still-air temperature		-40		85	°C

<sup>(1)</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.



#### **DRIVER ELECTRICAL CHARACTERISTICS**

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		No load, I <sub>O</sub> = 0	3	4.3	$V_{CC}$	
IV I	Differential output valence	$R_L = 54 \Omega$ , See Figure 1	1.5	2.3		V
V <sub>OD</sub>	Differential output voltage	V <sub>test</sub> = -7 V to 12 V, See Figure 2	1.5			V
		$R_L = 100 \Omega$ , See Figure 1	2			
$\Delta  V_{OD} $	Change in magnitude of differential output voltage	$R_L = 54 \Omega$ , See Figure 1 and Figure 2	-0.2	0	0.2	V
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage		1	2.6	3	
$\Delta V_{OC(SS)}$	Common-mode output voltage (Dominant)	See Figure 3	-0.1	0	0.1	V
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage			0.5		
		$V_{CC} = 0 \text{ V}, V_{(Z)} \text{ or } V_{(Y)} = 12 \text{ V}$ Other input at 0 V			1	
$I_{Z(Y)}$ or		$V_{CC} = 0 \text{ V}, V_{(Z)} \text{ or } V_{(Y)} = -7 \text{ V}$ Other input at 0 V	-1			
$I_{Z(Z)}$	High-impedance state output current	$V_{CC} = 5 \text{ V}, V_{(Z)} \text{ or } V_{(Y)} = 12 \text{ V}$ Other input at 0 V			1	μΑ
		$V_{CC} = 5 \text{ V}, V_{(Z)} \text{ or } V_{(Y)} = -7 \text{ V}$ Other input at 0 V	-1			
I <sub>I</sub>	Input current	D, DE	-100		100	μΑ
los	Short-circuit output current	-7 V ≤ V <sub>O</sub> ≤ 12 V	-250		250	mA

#### **DRIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		HVD3080E			0.7	1.3	μs
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time, low-to-high-level output Propagation delay time, high-to-low-level output	HVD3083E			150	500	ns
PHL.	Propagation delay time, high-to-low-level output	HVD3086E			12	20	ns
		HVD3080E	$R_1 = 54 \Omega$	0.5	0.9	1.5	μs
t <sub>r</sub> , t <sub>f</sub>	Differential output signal rise time Differential output signal fall time	HVD3083E	$C_{L} = 50 \text{ pF},$		200	300	ns
ч	Dinoronial output orginal fail timo	HVD3086E	See Figure 4		7	15	ns
		HVD3080E			20	200	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	HVD3083E			5	50	ns
		HVD3086E			1.4	5	ns
		HVD3080E			2.5	7	μs
$t_{PZH}$	Propagation delay time, high-impedance-to-high-level output	HVD3083E			1	2.5	μs
	gpodd.ioo togoto. od.pot	HVD3086E	$R_L$ = 110 Ω, RE at 0 V,		13	30	ns
		HVD3080E	See Figure 5		80	200	ns
$t_{\text{PHZ}}$	Propagation delay time, high-level-to-high-impedance output	HVD3083E			60	100	ns
	3 1 1 1 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	HVD3086E			12	30	ns
		HVD3080E			2.5	7	μs
$t_{PZL}$	Propagation delay time, high-impedance-to-low-level output	HVD3083E			1	2.5	μs
		HVD3086E	$R_L$ = 110 Ω, RE at 0 V,		13	30	ns
		HVD3080E	See Figure 6		80	200	ns
$t_{PLZ}$	Propagation delay time, low-level-to-high-impedance output	HVD3083E			60	100	ns
	•	HVD3086E			12	30	ns
$t_{\text{PZH}},$	Propagation delay time, standby-to-high-level output (S	See Figure 5)	$R_1 = 110 \Omega$ , $\overline{RE}$ at 3 V		3.5	7	He
$t_{PZL}$	Propagation delay time, standby-to-low-level output (Se	ee Figure 6)	N <sub>L</sub> = 110 12, N <sub>L</sub> at 3 V		3.3	′	μs



#### RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETE	R	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going differential	input threshold voltage	I <sub>O</sub> = -10 mA		-0.08	-0.01	
V <sub>IT-</sub>	Negative-going differentia voltage	I input threshold	I <sub>O</sub> = 10 mA	-0.2	-0.1		V
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> -	V <sub>IT-</sub> )			30		mV
V <sub>OH</sub>	High-level output voltage		V <sub>ID</sub> = 200 mV, I <sub>OH</sub> = -10 mA, See Figure 7 and Figure 8	4	4.6		V
V <sub>OL</sub>	Low-level output voltage		V <sub>ID</sub> = -200 mV, I <sub>OH</sub> = 10 mA, See Figure 7 and Figure 8		0.15	0.4	V
I <sub>OZ</sub>	High-impedance-state out	put current	$V_O = 0$ or $V_{CC}$	-1		1	μΑ
			$V_A$ or $V_B = 12 V$		0.04	0.11	
	Due insult summent	Oth an immed at 01/	$V_A$ or $V_B = 12 \text{ V}$ , $V_{CC} = 0 \text{ V}$		0.06	0.13	A
H	Bus input current	Other input at 0V	$V_A$ or $V_B = -7 V$	-0.1	-0.04		mA
			$V_A$ or $V_B = -7 \text{ V}$ , $V_{CC} = 0 \text{ V}$	-0.05	-0.03		
I <sub>IH</sub>	High-level input current		V <sub>IH</sub> = 2 V	-60	-30		μΑ
I <sub>IL</sub>	Low-level input current		V <sub>IL</sub> = 0.8 V	-60	-30		μΑ
$C_{ID}$	Differential input capacita	nce	V <sub>I</sub> = 0.4 sin (4E6πt) + 0.5 V		7		pF

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply.

#### RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output				75	100	
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	V <sub>ID</sub> = -1.5 V to 1.5 V, C <sub>L</sub> = 15 pF, See Figure 8			79	100	
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )				4	10	ns
t <sub>r</sub>	Output signal rise time				1.5	3	
t <sub>f</sub>	Output signal fall time				1.8	3	
t <sub>PZH</sub> ,	Output could fine		DE at V <sub>CC</sub> , See Figure 9		10	50	ns
t <sub>PZL</sub>	Output enable time	From standby	DE at GND, See Figure 9		1.7	3.5	μs
t <sub>PHZ,</sub> t <sub>PLZ</sub>	Output disable time	DE at GND or See Figure 9	V <sub>CC</sub> ,		7	50	ns



#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver V<sub>OD</sub> Test Circuit and Current Definitions




Figure 2. Driver V<sub>OD</sub> With Common-Mode Loading Test Circuit




Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage




Figure 4. Driver Switching Test Circuit and Voltage Waveforms



#### PARAMETER MEASUREMENT INFORMATION (continued)




Figure 5. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 6. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 7. Receiver Voltage and Current Definitions




Figure 8. Receiver Switching Test Circuit and Voltage Waveforms



#### PARAMETER MEASUREMENT INFORMATION (continued)





Figure 9. Receiver Enable and Disable Test Circuit and Voltage Waveforms



A. This test is conducted to test survivability only. Data stability at the R output is not specified.

Figure 10. Transient Overvoltage Test Circuit



#### **DEVICE INFORMATION**




Figure 11. Recommended Minimum Differential Input Voltage vs Signaling Rate

#### **FUNCTION TABLES**

#### DRIVER<sup>(1)</sup>

INPUT	ENABLE	OUTPUTS		
D	DE	Y	Z	
Н	Н	Н	L	
L	Н	L	Н	
X	L or OPEN	Z	Z	
Open	Н	Н	L	

(1) H = high level, L = low level, Z = high impedance, X = irrelevant, ? = indeterminate

#### RECEIVER(1)

DIFFERENTIAL INPUTS $V_{ID} = V_{(A)} - V_{(B)}$	ENABLE RE	OUTPUT R
V <sub>ID</sub> ≤ -0.2 V	L	L
-0.2 V < V <sub>ID</sub> < -0.01 V	L	?
-0.01 V ≤ V <sub>ID</sub>	L	Н
X	H or OPEN	Z
Open Circuit	L	Н
BUS Idle	L	Н
Short Circuit	L	Н

(1) H = high level, L = low level, Z = high impedance, X = irrelevant, ? = indeterminate




#### **DEVICE ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)


	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>(AVG)</sub>	Average power dissipation	$R_L$ = 60 $\Omega$ , Input to D a 500-kHz 50% duty cycle square-wave	85	109	136	mW


#### **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**







#### TYPICAL CHARACTERISTICS











#### **TYPICAL CHARACTERISTICS (continued)**

#### **DIFFERENTIAL OUTPUT VOLTAGE**

#### **DIFFERENTIAL OUTPUT CURRENT** 5.0 T<sub>A</sub> = 25°C 4.5 $V_{CC} = 5 V$ $R_L = 120 \Omega$ V<sub>OD</sub> - Differential Output Voltage - V 4.0 3.5 3.0 $R_L = 60 \Omega$ 2.5 2.0 1.5 1.0 0.5 0.0 0 20 50 IO - Differential Output Current - mA

Figure 16.

#### RECEIVER OUTPUT VOLTAGE




Figure 17.



#### **APPLICATION INFORMATION**

#### **Hot-Plugging**

These devices are designed to operate in "hot swap" or "hot pluggable" applications. Key features for hot-pluggable applications are power-up, power-down glitch free operation, default disabled input/output pins, and receiver failsafe. An internal Power-On Reset circuit keeps the outputs in a high-impedance state until the supply voltage has reached a level at which the device will reliably operate. This ensures that no spurious transitions (glitches) will occur on the bus pin outputs as the power supply turns on or turns off.

As shown in the device FUNCTION TABLES, the ENABLE inputs have the feature of default disable on both the driver enable and receiver enable. This ensures that the device will neither drive the bus nor report data on the R pin until the associated controller actively drives the enable pins.



#### **REVISION HISTORY**

Changes from Revision B (March 2007) to Revision C	Page
Added D package	1
Added D package and information to Ordering Information	2
Added D package information to Power Dissipation Ratings	2
Changed Electrostatic Discharge Protection	2
Changed Supply Current information	3
Changed Receiver Switching Characteristics	5
Changed Figure 5	7
Changed Figure 6	
Changes from Revision C (December 2009) to Revision D  Added Differential input voltage dynamic to RECOMMENDED OPERATING CONDITIONS	Page
<ul> <li>Added Differential input voltage dynamic to RECOMMENDED OPERATING CONDITIONS</li> <li>Added Figure 11</li> </ul>	
Changes from Revision D (January 2011) to Revision E	Page
Added Power-Up, Power-Down Glitch-Free Operation to FEATURES	1
Changed ENABLE in DRIVER FUNCTION TABLE from L to L or OPEN	
Changed ENABLE in RECEIVER FUNCTION TABLE from H to H or OPEN	9
Added APPLICATION INFORMATION section	





13-Apr-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN65HVD3080EDGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	(6) CU NIPDAU   Call TI	(3) Level-2-260C-1 YEAR	-40 to 85	(4/5) BTT	Samples
SN65HVD3080EDGSG4	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTT	Samples
SN65HVD3080EDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTT	Samples
SN65HVD3083EDGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTU	Samples
SN65HVD3083EDGSG4	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTU	Samples
SN65HVD3083EDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   Call TI	Level-2-260C-1 YEAR	-40 to 85	BTU	Samples
SN65HVD3086ED	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		HVD3086E	Samples
SN65HVD3086EDGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU   Call TI	Level-2-260C-1 YEAR	-40 to 85	BTF	Samples
SN65HVD3086EDGSG4	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTF	Samples
SN65HVD3086EDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTF	Samples
SN65HVD3086EDGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BTF	Samples
SN65HVD3086EDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		HVD3086E	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



### PACKAGE OPTION ADDENDUM

13-Apr-2016

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL. Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2013

#### TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All differsions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD3080EDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3083EDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3086EDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD3086EDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 24-Jul-2013




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD3080EDGSR	VSSOP	DGS	10	2500	367.0	367.0	35.0
SN65HVD3083EDGSR	VSSOP	DGS	10	2500	367.0	367.0	35.0
SN65HVD3086EDGSR	VSSOP	DGS	10	2500	367.0	367.0	35.0
SN65HVD3086EDR	SOIC	D	14	2500	367.0	367.0	38.0

# DGS (S-PDSO-G10)

## PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



## DGS (S-PDSO-G10)

## PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## D (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity