

OPTIGA™ TPM

SLB 9660 TPM1.2

Data Sheet

Devices

- SLB 9660VQ1.2
- SLB 9660XQ1.2
- SLB 9660TT1.2
- SLB 9660XT1.2

Key Features

- Compliant to TPM Main Specification, Version 1.2, Rev. 116 (see [3])
- Low Pin Count (LPC) interface
- Approved for Google Chromebook / Chromebox
- PG-VQFN-32-13 or PG-TSSOP-28-2 package
- Standard (-20°C to +85°C) and enhanced temperature range (-40°C to +85°C)
- Optimized for battery operated devices: low standby power consumption (typ. 150µA)
- 24 PCRs
- 6 kByte free NV memory
- Up to 10 concurrent sessions
- Up to eight 2048-bit keys can be loaded into volatile storage
- 16 slots for keys of up to 2048-bit
- 8 monotonic counters
- 1280 Byte I/O buffer
- Built-in support by Linux Kernel

About this document

Scope and purpose

This data sheet describes the OPTIGA[™] TPM SLB 9660 TPM1.2 Trusted Platform Module together with its features, functionality and programming interface.

Intended audience

This data sheet is primarily intended for system developers.

Table of contents



Table of contents

List of tables 1 Overview 2 LPC Interface 2.1 SYNC Field Usage 2.2 Localities 2.3 Power Management 2.4 LPC Access Rights 3 Device Types / Ordering Information 4 Pin Description 4.1 Typical Schematic 5 Electrical Characteristics 6 Package Dimensions (TSSOP) 7 Package Dimensions (VQFN)		Table of contents	2
1 Overview 2 LPC Interface 2.1 SYNC Field Usage 2.2 Localities 2.3 Power Management 2.4 LPC Access Rights 3 Device Types / Ordering Information 4 Pin Description 4.1 Typical Schematic 5.1 Absolute Maximum Ratings 5.2 Functional Operating Range 5.3 DC Characteristics 5.4 AC Characteristics 5.5 Timing 6 Package Dimensions (TSSOP) 6.1 Packing Type 6.2 Recommended Footprint 6.3 Chip Marking 7 Package Dimensions (VQFN) 7.1 Packing Type 7.2 Recommended Footprint 7.3 Chip Marking 7.4 Package Dimensions (VQFN) 7.5 Time 7.6 Packing Type 7.1 Packing Type 7.2 Recommended Footprint 7.3 Chip Marking 7.4 Package Dimensions (VQFN)		List of figures	3
2 LPC Interface 2.1 SYNC Field Usage 2.2 Localities 2.3 Power Management 2.4 LPC Access Rights 3 Device Types / Ordering Information 4 Pin Description 4.1 Typical Schematic 5.1 Absolute Maximum Ratings 5.1 Absolute Maximum Ratings 5.2 Functional Operating Range 5.3 DC Characteristics 5.4 AC Characteristics 5.5 Timing 6 Package Dimensions (TSSOP) 6.1 Package Dimensions (TSSOP) 6.2 Recommended Footprint 6.3 Chip Marking 7 Package Dimensions (VQFN) 7.1 Packing Type 7.2 Recommended Footprint 7.3 Chip Marking 7 Package Dimensions (VQFN)		List of tables	4
2.1SYNC Field Usage2.2Localities2.3Power Management2.4LPC Access Rights3Device Types / Ordering Information4Pin Description4.1Typical Schematic5Electrical Characteristics115.2Functional Operating Range5.3DC Characteristics5.4AC Characteristics5.5Timing6Package Dimensions (TSSOP)6.1Packing Type6.2Recommended Footprint6.3Chip Marking7Package Dimensions (VQFN)7.1Packing Type7.2Recommended Footprint7.3Chip Marking7.4References22	1	Overview	5
4 Pin Description 4.1 Typical Schematic 5 Electrical Characteristics 5.1 Absolute Maximum Ratings 5.2 Functional Operating Range 5.3 DC Characteristics 5.4 AC Characteristics 5.5 Timing 6 Package Dimensions (TSSOP) 6.1 Packing Type 6.2 Recommended Footprint 6.3 Chip Marking 7 Package Dimensions (VQFN) 7.1 Packing Type 7.2 Recommended Footprint 7.3 Chip Marking 7.4 References	2.1 2.2 2.3	LPC Interface	5 5 5
4.1Typical Schematic15Electrical Characteristics15.1Absolute Maximum Ratings15.2Functional Operating Range15.3DC Characteristics15.4AC Characteristics15.5Timing16Package Dimensions (TSSOP)16.1Packing Type16.2Recommended Footprint16.3Chip Marking17Package Dimensions (VQFN)17.1Packing Type17.2Recommended Footprint17.3Chip Marking17.4References2	3	Device Types / Ordering Information	7
5.1Absolute Maximum Ratings15.2Functional Operating Range15.3DC Characteristics15.4AC Characteristics15.5Timing16Package Dimensions (TSSOP)16.1Packing Type16.2Recommended Footprint16.3Chip Marking17Package Dimensions (VQFN)17.1Packing Type17.2Recommended Footprint17.3Chip Marking17.3Chip Marking17.4References2	•	Pin Description	
6.1Packing Type16.2Recommended Footprint16.3Chip Marking17Package Dimensions (VQFN)17.1Packing Type17.2Recommended Footprint17.3Chip Marking17.4References2	5.1 5.2 5.3 5.4	Electrical Characteristics1Absolute Maximum Ratings1Functional Operating Range1DC Characteristics1AC Characteristics1Timing1	2 2 3 5
7.1 Packing Type 1 7.2 Recommended Footprint 1 7.3 Chip Marking 1 References 2	6.1 6.2	Package Dimensions (TSSOP)1Packing Type1Recommended Footprint1Chip Marking1	6 7
	7.1 7.2	Package Dimensions (VQFN)1Packing Type1Recommended Footprint1Chip Marking1	8 8
Terminology		References	0
		Terminology2	1



List of figures

List of figures

Pinout of the SLB 9660TT1.2 / SLB 9660XT1.2 (PG-TSSOP-28-2 Package, Top View)	. 7
Pinout of the SLB 9660VQ1.2 / SLB 9660XQ1.2 (PG-VQFN-32-13 Package, Top View)	. 8
Typical Schematic	11
LRESET# Timing	15
Package Dimensions PG-TSSOP-28-2	16
Tape & Reel Dimensions PG-TSSOP-28-2	16
Recommended Footprint PG-TSSOP-28-2	17
Chip Marking PG-TSSOP-28-2	17
Package Dimensions PG-VQFN-32-13	18
Tape & Reel Dimensions PG-VQFN-32-13	18
Recommended Footprint PG-VQFN-32-13	18
Chip Marking PG-VQFN-32-13	19
	Pinout of the SLB 9660TT1.2 / SLB 9660XT1.2 (PG-TSSOP-28-2 Package, Top View) Pinout of the SLB 9660VQ1.2 / SLB 9660XQ1.2 (PG-VQFN-32-13 Package, Top View) Typical Schematic LRESET# Timing Package Dimensions PG-TSSOP-28-2 Tape & Reel Dimensions PG-TSSOP-28-2 Recommended Footprint PG-TSSOP-28-2 Chip Marking PG-TSSOP-28-2 Package Dimensions PG-VQFN-32-13 Tape & Reel Dimensions PG-VQFN-32-13 Recommended Footprint PG-VQFN-32-13 Chip Marking PG-VQFN-32-13



List of tables

List of tables

Table 1	LT Register Access Matrix	
Table 2	Device Configuration	7
Table 3	Buffer Types	8
Table 4	I/O Signals	
Table 5	Power Supply	
Table 6	Not Connected	. 10
Table 7	Absolute Maximum Ratings	. 12
Table 8	Functional Operating Range	. 12
Table 9	Current Consumption	. 13
Table 10	DC Characteristics for non-LPC Pins	
Table 11	DC Characteristics for LPC Pins	. 14
Table 12	AC Characteristics	. 15

Overview



1 Overview

The OPTIGA[™] TPM SLB 9660 is a Trusted Platform Module and is based on advanced hardware security technology. This TPM implementation has achieved CC EAL4+ certification and serves as a basis for other TPM 1.2 products and firmware upgrades. It is available in different packages, see Table 2. It supports the LPC interface and interrupts are communicated with the serial interrupt (SERIRQ) protocol.

2 LPC Interface

The OPTIGA[™] TPM SLB 9660 features the Low Pin Count (LPC) interface (for a specification, please refer to [1]). From the cycle types defined in the mentioned specification, only the TPM-type cycles (read and write) are supported. All accesses with different cycle types are ignored by the device.

2.1 SYNC Field Usage

Since the legacy interface is not supported anymore, the OPTIGA[™] TPM SLB 9660 will never generate SYNC ERRORs on the LPC. It will either acknowledge a cycle with SYNC OK or use a "Long Wait" SYNC field to enlarge a cycle (that means, inserting wait states on the bus).

2.2 Localities

The interface explicitly does not support standard IO cycles (read and write). This implies that IO-mapped addressing of the device is not possible; only accesses via the locality-based TPM-type cycles are possible which also means that "locality none" as defined in [4] is not supported as well.

For a detailed description of the locality addressing scheme and the registers located in each locality, please refer to [4] as well.

2.3 Power Management

The OPTIGA[™] TPM SLB 9660 does not support the LPC power down signal (signal LPCPD) or the clock run protocol (signal CLKRUN). Power management is handled internally; no explicit power-down or standby mode is available. The device automatically enters a low-power state after each successful command/response transaction. If a transaction is started on the LPC bus from the host platform, the device will wake immediately and will return to the low-power mode after the transaction has been finished.

2.4 LPC Access Rights

The registers located in the address space of the OPTIGA[™] TPM SLB 9660 are described in the respective TCG document (please refer to [4]). The registers READFIFO and WRITEFIFO mentioned in Table 1 below refer to the DATAFIFO register, the names are used to state whether this register is read or written.

Each register has its own access rights which describe if the register is updated on a write or can be read if the associated ACTIVE.LOCALITY is set respectively not set. If the access cycle is not accepted by the TPM, it will be master aborted (no LPC SYNC cycle will be generated and no action is done on the internal registers). Table 1 shows which operation is done by the TPM on each register depending on the ACTIVE.LOCALITY bit.

Note: In Table 1, "abort" means that no valid SYNC is generated when a cycle is seen by the interface which shall be aborted. The data present in an aborted write access cycle does not change the addressed register.



LPC Interface

Table 1LT Register Access Matrix

	ACTIVE.LO locality	CALITY set for this	ACTIVE.LO different L	CALITY set for OCALITY	ACTIVE.LO	ACTIVE.LOCALITY not set	
	READ	WRITE	READ	WRITE	READ	WRITE	
STS	read	write	abort	abort	abort	abort	
INT.ENABLE	read	write	read	abort	read	abort	
INT.VECTOR	read	write	read	abort	read	abort	
INT.STATUS	read	reset interrupt	read	abort	read	abort	
INT.CAPABILITY	read	- (abort)	read	- (abort)	read	- (abort)	
ACCESS	read	write	read	write	read	write	
READFIFO	read ¹⁾	abort	abort	abort	abort	abort	
WRITEFIFO	abort	write	abort	abort	abort	abort	
Configuration Registers	read	write	read	abort	read	abort	
HASH.START	abort	write	abort	abort	abort	write ²⁾	
HASH.DATA	abort	write	abort	abort	abort	abort	
HASH.END	abort	write ³⁾	abort	abort	abort	abort	

1) If STS.DATA.AVAIL is not set, this access is 'abort'.

2) The write to HASH.START sets ACCESS.ACTIVE.LOCALITY of locality 4.

3) The write to HASH.END is an implicit release of the TPM (like a '1'-write to the ACCESS.ACTIVE.LOCALITY bit of locality 4).



Device Types / Ordering Information

3 Device Types / Ordering Information

The OPTIGA[™] TPM SLB 9660 product family features devices with different packages. Table 2 shows the different versions.

Table 2 Device Configuration

Device Name	Package	Remarks
SLB 9660VQ1.2	PG-VQFN-32-13	Standard temperature range
SLB 9660XQ1.2	PG-VQFN-32-13	Enhanced temperature range
SLB 9660TT1.2	PG-TSSOP-28-2	Standard temperature range
SLB 9660XT1.2	PG-TSSOP-28-2	Enhanced temperature range

4 Pin Description



Figure 1 Pinout of the SLB 9660TT1.2 / SLB 9660XT1.2 (PG-TSSOP-28-2 Package, Top View)



Pin Description



Figure 2 Pinout of the SLB 9660VQ1.2 / SLB 9660XQ1.2 (PG-VQFN-32-13 Package, Top View)

Table 3Buffer Types

Buffer Type	Description
TS	Tri-State pin
ST	Schmitt-Trigger pin
OD	Open-Drain pin

Table 4 I/O Signals

Pin Number		Name	Pin	Buffer	Function
PG-TSSOP- 28-2	SOP- PG-VQFN- 32-13 Type Type		Туре		
26	27	LAD0	I/O	TS	LPC Address/Data Bit 0 Multiplexed LPC command, address and data bus. Connect these pins to the LAD[3:0] pins of the LPC host.
23	24	LAD1	I/O	TS	LPC Address/Data Bit 1 see description of LAD0 above.
20	21	LAD2	I/O	TS	LPC Address/Data Bit 2 see description of LAD0 above.
17	19	LAD3	I/O	TS	LPC Address/Data Bit 3 see description of LAD0 above.
22	23	LFRAME#	I	ST	LPC Framing Signal LPC framing signal. This pin is connected to the LPC LFRAME# signal and indicates the start of a new cycle on the LPC bus or the termination of a broken cycle. The signal is active low.

Pin Description



Table 4I/O Signals (continued)

Pin Number		Name	Pin	Buffer	Function
PG-TSSOP- 28-2	PG-VQFN- 32-13		Туре	Туре	
21	22	LCLK	I	ST	Clock Input This pin provides the external clock for the chip and is typically connected to the PCI clock of the host. The clock frequency range is 1 MHz - 33 MHz (nominal).
16	18	LRESET#	I	ST	Reset External reset signal. Asserting this pin unconditionally resets the device. The signal is active low and is typically connected to the PCIRST# signal of the host.
6	4	GPIO	I/O	OD	General Purpose I/O This pin is a general purpose I/O pin. It is defined as GPIO-Express-00, please refer to [4] and the PCI-SIG ECN "Trusted Configuration Space for PCI Express". This pin may be left unconnected; however, to minimize power consumption, it shall be connected to a fixed level (either GND or VDD) via an external resistor (4.7 kΩ10 kΩ).
7	5	PP		ST	 Physical Presence This pin should be connected to a jumper. The standard position of the jumper should connect the pin to GND. If the pin is connected to VDD, some special commands are enabled (for instance, the command TPM_ForceClear, also refer to [3]). This pin does not have an internal pull-up or pull-down resistor and must not be left floating if it is used for physical presence detection via hardware pin. If physical presence detection via hardware pin is not used, this pin may be left unconnected; however, to minimize power consumption, it shall be connected to a fixed level (either GND or VDD) directly or via an external resistor.
27	28	SERIRQ	I/O	TS	Serial Interrupt Request Interrupt request signal, uses the serial interrupt request protocol (see [2]). Connect to the LPC host.



Pin Description

Table 5 Power Supply

Pin Number		Name	Pin	Buffer	Function		
PG-TSSOP- 28-2	PG-VQFN- 32-13		Туре	Туре			
5, 10, 19, 24	1, 9, 10, 20, 25	VDD	PWR	_	Power Supply All VDD pins must be connected externally and should be bypassed to GND via 100 nF capacitors.		
4, 11, 18, 25	16, 26, 32	GND	GND	—	Ground All GND pins must be connected externally.		

Table 6Not Connected

Pin Number		Name	Pin	Buffer	Function
PG-TSSOP- 28-2	PG-VQFN- 32-13		Туре	Туре	
1, 2, 3, 8, 12, 13, 14, 15, 28	2, 3, 6, 7, 11, 12, 13, 14, 15, 17, 29 - 31	NC	NU	-	Not Connected All pins must not be connected externally (must be left floating).
9	8	NC	NU	-	Not Connected This pin may be connected to the Reset signal (for backward compatibility) or may be left floating.



Pin Description

4.1 Typical Schematic

Figure 3 shows the typical schematic for the OPTIGA[™] TPM SLB 9660. The power supply pins should be bypassed to GND with capacitors located close to the device. The physical presence input may be connected to a jumper as shown in the schematic; or it may be driven by other devices (this is application- or platform-dependent).



Figure 3 Typical Schematic



Electrical Characteristics

5 Electrical Characteristics

This chapter lists the maximum and operating ranges for various electrical and timing parameters.

5.1 Absolute Maximum Ratings

Table 7	Absolute Maximum Ratings
---------	--------------------------

Parameter	Symbol	Symbol Valu		les	Unit	Note or Test Condition
		Min.	Тур.	Max.		
Supply Voltage	V _{DD}	-0.3	-	3.6	V	-
Voltage on any pin	V _{max}	-0.3	-	V _{DD} +0.3	V	-
Ambient temperature	T _A	-20	-	85	°C	Standard temperature devices
Ambient temperature	T _A	-40	-	85	°C	Enhanced temperature devices
Storage temperature	Ts	-40	-	125	°C	-
ESD robustness HBM: 1.5 kΩ, 100 pF	V _{ESD,HBM}	-	-	2000	V	According to EIA/JESD22-A114-B
ESD robustness	V _{ESD,CDM}	-	-	500	V	According to ESD Association Standard STM5.3.1 - 1999
Latchup immunity	I _{latch}			100	mA	According to EIA/JESD78

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

5.2 Functional Operating Range

Table 8 Functional Operating Range

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
Supply Voltage	V _{DD}	3.0	3.3	3.6	V	-
Ambient temperature	T _A	-20	-	85	°C	Standard temperature devices
Ambient temperature	T _A	-40	-	85	°C	Enhanced temperature devices
Useful lifetime		-	-	10	у	
Operating lifetime		-	-	10	у	
Average T _A over lifetime		-	55	_	°C	

Electrical Characteristics



5.3 DC Characteristics

 $T_{\rm A}$ = 25°C, $V_{\rm DD}$ = 3.3V \pm 0.3V unless otherwise noted

Table 9Current Consumption

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
Current Consumption in Active Mode	I _{VDD_Active}		2.5	25	mA	Assuming operating state S0 , that means active. Note that since the device is mostly in an internal sleep state in a "typical" application, the typical average current consumption is far less than the maximum value. It is assumed that in a normal environment, the device is in an internal sleep state for approximately 90% of the operating time of the platform.
Current Consumption in Sleep Mode	I _{VDD_Sleep}		0.9		mA	 Pins LRESET#, LFRAME#, LADn, SERIRQ = V_{DD}. Assuming operating state S0 with active clock. No ongoing internal TPM operation. The device is in an internal sleep state.
Current Consumption in Sleep Mode with Stopped Clock	I _{VDD_Sleep_CS}		150		μΑ	Pins LRESET#, LFRAME#, LADn, SERIRQ = V _{DD} and LCLK = GND. Assuming operating state S3 with clock stopped. Obviously, this value is zero if the TPM is not powered in S3 state (this is platform dependent).

Note: Current consumption does not include any currents flowing through resistive loads on output pins! For the definition of power/operating states, please refer to the ACPI standard.

Note: Device sleep mode will be entered after 30 seconds of inactivity after the last TPM command was executed.

Table 10DC Characteristics for non-LPC Pins

Parameter	Symbol	Values		Unit	Note or Test Condition	
		Min.	Тур.	Max.		
Input voltage high	V _{IH}	$0.7 \mathrm{V_{DD}}$		V _{DD}	V	GPIO and PP pins
Input voltage low	V _{IL}	0		0.3 V _{DD}	V	GPIO and PP pins
Input high leakage current	I _{IH}	-15		15	μA	$V_{IN} = V_{DD}$, GPIO and PP pins
Input low leakage current	I _{IL}	-15		15	μA	V _{IN} = 0V, GPIO and PP pins



Electrical Characteristics

Parameter	Symbol	Values		Unit	Note or Test Condition	
		Min.	Тур.	Max.		
Output high voltage	V _{OH}	V _{DD} -0.3			V	I _{OH} = 1mA, Pin GPIO
Output low voltage	V _{OL}			0.3	V	I _{oL} = 1mA, Pin GPIO

Table 10 DC Characteristics for non-LPC Pins (continued)

Table 11DC Characteristics for LPC Pins

Parameter	Symbol		Values			Note or Test Condition
		Min.	Тур.	Max.		
Ínput voltage high	V _{IH}	$0.5 V_{DD}$		V _{DD} +0.3	V	All signal pins except GPIO and PP
Input voltage low	V _{IL}	-0.3		0.28 V _{DD}	V	All signal pins except GPIO and PP
Input high leakage current	I _{IH}	-10		10	μΑ	V _{IN} = V _{DD} , all signal pins except GPIO and PP
Input low leakage current	I _{IL}	-10		10	μΑ	V _{IN} = 0V, all signal pins except GPIO and PP
Output high voltage	V _{OH}	0.9 V _{DD}			V	I _{OH} = -500μA, pins LAD[3:0] and SERIRQ
Output low voltage	V _{OL}			$0.1V_{DD}$	V	I _{OL} = 1.5mA, pins LAD[3:0] and SERIRQ



Electrical Characteristics

5.4 AC Characteristics



Table 12AC Characteristics

Parameter	Symbol Values		5	Unit	Note or Test Condition	
		Min.	Тур.	Max.		
Cold (Power-On) Reset	t _{POR}	80			μs	see Section 5.5
Warm Reset	t _{WRST}	10			μs	see Section 5.5
Reset Inactive Time	t _{rstin}	30			ms	see Section 5.5

5.5 Timing

Some pads are disabled after deassertion of the reset signal for up to 500 μ s. This is especially important for the SERIRQ signal; after deassertion of the reset signal, this signal is only valid after that time has expired.

The OPTIGA[™] TPM SLB 9660 features a sophisticated protection mechanism against dictionary attacks on TPMbased authorization data. Basically, the device counts the number of failed authorization attempts in a counter which is located in the non-volatile memory. An attacker who has physical access to the device could try to cirumvent that mechanism by resetting the device after the authorization attempt but before the updated failure counter has been written into the NVM.

As a countermeasure, another feature called early reset detection (ERD) has been added to the OPTIGA[™] TPM SLB 9660. This mechanism detects external resets and counts them. In certain time windows during power-on or warm boot of the device, such reset events might influence the dictionary attack counters and trigger other security mechanisms as well. In worst case, this might trigger special security defense modes from which a recovery is very complex or even not possible.

To avoid that the OPTIGATM TPM SLB 9660 reaches such a security defense state, the LRESET# signal must not be asserted in certain time windows. After the deassertion of the LRESET# signal, the system should wait for a minimum time of t_{RSTIN} before asserting LRESET# again (see Figure 4 and Table 12).

TPM commands should only be started after t_{RSTIN} has expired (see **Figure 4** again). If a TPM command is running, LRESET# should not be asserted; otherwise, this might also trigger some security functions. When the TPM shall be reset, the command TPM_SaveState should be issued before the assertion of the LRESET# signal.



Package Dimensions (TSSOP)

6 Package Dimensions (TSSOP)

All dimensions are given in millimeters (mm) unless otherwise noted. The packages are "green" and RoHS compliant.



6.1 Packing Type

PG-TSSOP-28-2: Tape & Reel (reel diameter 330mm), 3000 pcs. per reel





Package Dimensions (TSSOP)



6.2 Recommended Footprint



Figure 7 Recommended Footprint PG-TSSOP-28-2

6.3 Chip Marking

Line 1: SLB9660TT12 or SLB9660XT12, see Table 2

Line 2: G <datecode> KMC, <K> indicates assembly site code, <MC> indicates mold compound code

Line 3: 00 <Lot number>, the 00 is an internal FW indication (only at manufacturing due to field upgrade option)



Figure 8 Chip Marking PG-TSSOP-28-2

For details and recommendations regarding assembly of packages on PCBs, please refer to http://www.infineon.com/cms/en/product/technology/packages/



Package Dimensions (VQFN)

7 Package Dimensions (VQFN)

All dimensions are given in millimeters (mm) unless otherwise noted. The packages are "green" and RoHS compliant.



Figure 9 Package Dimensions PG-VQFN-32-13

7.1 Packing Type

PG-VQFN-32-13: Tape & Reel (reel diameter 330mm), 5000 pcs. per reel



Figure 10 Tape & Reel Dimensions PG-VQFN-32-13

7.2 Recommended Footprint

Figure 11 shows the recommended footprint for the PG-VQFN-32-13 package. The exposed pad of the package is internally connected to GND. It shall be connect to GND externally as well.



Figure 11 Recommended Footprint PG-VQFN-32-13



Package Dimensions (VQFN)

7.3 Chip Marking

Line 1: SLB9660

Line 2: VQ12 yy or XQ12 yy (see Table 2), the <yy> is an internal FW indication (only at manufacturing due to field upgrade option)

Line 3: <Lot number> H <datecode>



Figure 12 Chip Marking PG-VQFN-32-13

For details and recommendations regarding assembly of packages on PCBs, please refer to http://www.infineon.com/cms/en/product/technology/packages/

References



References

- [1] -, "Low Pin Count (LPC) Interface Specification", Version 1.1, Intel
- [2] -, "Serialized IRQ Support for PCI Systems", Version 6.0, September 1, 1995, Cirrus Logic et al.
- [3] -, "TPM Main Specification", Version 1.2, Rev. 116, 2011-03-01, TCG (parts 1-3)
- [4] -, "TCG PC Client TPM Interface Specification (TIS)", Version 1.3, 2013-03-21, TCG
- [5] -, "PC Client Implementation Specification", Version 1.2, 2005-05-31, TCG
- [6] -, "TCG Software Stack Specification (TSS)", Version 1.2, 2005-11-02, TCG

Terminology

Terminology

ERD	Early Reset Detection
ESW	Embedded Software
HMAC	Hashed Message Authentication Code
LPC	Low Pin Count (bus)
PCR	Platform Configuration Register
PUBEK	Public Endorsement Key
SCP	Symmetric Crypto Processor
TCG	Trusted Computing Group
ТРМ	Trusted Platform Module
TSS	TCG Software Stack





Revision Histor	У
Page or Item	Subjects (major changes since previous revision)
Revision 1.2, 20	018-09-21
	Updated document template.
Revision 1.1, 20	013-08-06
	Updated document to latest template. Changed lifetime in Table 8. Inserted Section 5.4 and added description of ERD feature to Section 5.5. Fixed pinout for VQFN package (pins GPIO and PP).
Revision 1.0, 20)13-04-03
	Initial version

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2018-09-21 Published by Infineon Technologies AG 81726 Munich, Germany

© 2018 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document? Email: security.chipcard.ics@infineon.com

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.