

LOW POWER SIX-CHANNEL DIGITAL ISOLATOR

Features

- High-speed operation
 - DC to 150 Mbps
- No start-up initialization required
- Wide Operating Supply Voltage: 2.70–5.5 V
- Wide Operating Supply Voltage: 2.70–5.5V
- Ultra low power (typical)5 V Operation:
 - < 1.6 mA per channel at 1 Mbps
 - < 6 mA per channel at 100 Mbps
 2.70 V Operation:
 - < 1.4 mA per channel at 1 Mbps
 - < 4 mA per channel at 100 Mbps
- High electromagnetic immunity

- Up to 2500 V_{RMS} isolation
- 60-year life at rated working voltage
- Precise timing (typical)
 - <10 ns worst case
 - 1.5 ns pulse width distortion
 - 0.5 ns channel-channel skew
 - 2 ns propagation delay skew
 - 6 ns minimum pulse width
- Transient Immunity 25 kV/µs
- Wide temperature range
 - –40 to 125 °C at 150 Mbps
- RoHS-compliant packages
 - SOIC-16 narrow body



Applications

- Industrial automation systems
- Hybrid electric vehicles
- Isolated switch mode supplies
- Isolated ADC, DAC
- Motor control
- Power inverters
- Communications systems

Safety Regulatory Approvals

- UL 1577 recognized
 - Up to 2500 V_{RMS} for 1 minute
- CSA component notice 5A approval
 - IEC 60950-1, 61010-1 (reinforced insulation)
- VDE certification conformity
 - IEC 60747-5-2 (VDE0884 Part 2)

Description

Silicon Lab's family of ultra-low-power digital isolators are CMOS devices offering substantial data rate, propagation delay, power, size, reliability, and external BOM advantages when compared to legacy isolation technologies. The operating parameters of these products remain stable across wide temperature ranges throughout their service life. For ease of design, only VDD bypass capacitors are required.

Data rates up to 150 Mbps are supported, and all devices achieve worst-case propagation delays of less than 10 ns. All products are safety certified by UL, CSA, and VDE and support withstand voltages of up to 2.5 kVrms. These devices are available in a 16-pin narrow-body SOIC package.

Not Recommercial Reports Alberta Recommercial Reports Alberta Recommercial Recommendations and the second s



TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Electrical Specifications	4
2. Functional Description	
2.1. Theory of Operation	
2.2. Eye Diagram	
2.3. Device Operation	
2.4. Layout Recommendations	
2.5. Typical Performance Characteristics	
3. Errata and Design Migration Guidelines	27
3.1. Power Supply Bypass Capacitors (Revision A and Revision B)	
3.2. Latch Up Immunity (Revision A Only)	
4. Pin Descriptions	
5. Ordering Guide	
6. Package Outline: 16-Pin Narrow Body SOIC	
7. Land Pattern: 16-Pin Narrow Body SÓIC	33
8. Top Marking: 16-Pin Narrow Body SOIC	
8.1. 16-Pin Narrow Body SOIC Top Marking	
8.2. Top Marking Explanation	34
Document Change List	35
Contact Information	36



1. Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Ambient Operating Temperature*	T _A	150 Mbps, 15 pF, 5 V	-40	25	125	°C
Supply Voltage	V _{DD1}		2.70	_	5.5	V
	V_{DD2}		2.70	_	5.5	V

*Note: The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels, and supply voltage.

Table 2. Absolute Maximum Ratings¹

Parameter	Symbol	Min	Тур	Max	Unit
Storage Temperature ²	T _{STG}	-65	6	150	°C
Ambient Temperature Under Bias	T _A	-40		125	°C
Supply Voltage (Revision A) ³	$V_{\mathrm{DD1}}, V_{\mathrm{DD2}}$	-0.5	_	5.75	V
Supply Voltage (Revision B) ³	$V_{\mathrm{DD1}},V_{\mathrm{DD2}}$	-0.5) –	6.0	V
Input Voltage	V _I	-0.5	_	V _{DD} + 0.5	V
Output Voltage	Vo	-0.5	_	V _{DD} + 0.5	V
Output Current Drive Channel	lo		_	10	mA
Lead Solder Temperature (10 s)	. 1	_	_	260	°C
Maximum Isolation Voltage (1 s)		_	_	3600	V_{RMS}

Notes

- 1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to conditions as specified in the operational sections of this data sheet.
- 2. VDE certifies storage temperature from -40 to 150 °C.
- 3. See "5. Ordering Guide" on page 29 for more information.

Table 3. Electrical Characteristics

 $(V_{DD1} = 5 \text{ V} \pm 10\%, V_{DD2} = 5 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Input Voltage	V _{IH}		2.0	_	_	V
Low Level Input Voltage	V _{IL}		_	_	0.8	V
High Level Output Voltage	V _{OH}	Ioh = –4 mA	$V_{DD1}, V_{DD2} - 0.4$	4.8	_	V
Low Level Output Voltage	V _{OL}	lol = 4 mA	_	0.2	0.4	V
Input Leakage Current	IL		_	-	±10	μΑ
Output Impedance ¹	Z _O		_ (85	_	Ω
	DC Supply	Current (All inputs (V or at Supply)			4
Si8460Ax, Bx)		
V_{DD1}		All inputs 0 DC	+	1.7	2.6	
V_{DD2}		All inputs 0 DC		3.3	5.0	mA
V_{DD1}		All inputs 1 DC		7.7	11.6	
V_{DD2}		All inputs 1 DC		3.5	5.3	
Si8461Ax, Bx						
V_{DD1}		All inputs 0 DC	\rightarrow ()	2.1	3.2	
V_{DD2}		All inputs 0 DC		3.4	5.1	mA
V_{DD1}		All inputs 1 DC	()	7.1	10.7	
V_{DD2}		All inputs 1 DC		4.5	6.8	
Si8462Ax, Bx			70			
V_{DD1}		All inputs 0 DC	_	2.5	3.8	
V_{DD2}		All inputs 0 DC	_	3.0	4.5	mA
V_{DD1}		All inputs 1 DC	_	6.5	9.8	
V_{DD2}		All inputs 1 DC	_	5.0	8.3	
Si8463Ax, Bx						
V _{DD1}		All inputs 0 DC	_	2.8	4.2	
V_{DD2}		All inputs 0 DC	_	2.8	4.2	mA
V_{DD1}	· ·	All inputs 1 DC	_	6.0	9.0	
V_{DD2}	4	All inputs 1 DC	_	6.0	9.0	

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω , \pm 40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. $t_{PSK(P-P)}$ is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Si8460/61/62/63

Table 3. Electrical Characteristics (Continued)

 $(V_{DD1} = 5 V \pm 10\%, V_{DD2} = 5 V \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)								
Si8460Ax, Bx								
V_{DD1}			_	4.7	7.1	mA		
V_{DD2}				4.0	6.0			
Si8461Ax, Bx								
V_{DD1}			_	4.7	7.1	mA		
V_{DD2}			_	4.5	6.8			
Si8462Ax, Bx								
V_{DD1}			¬ (?)	4.7	7.1	mA		
V_{DD2}			-20	4.3	6.5			
Si8463Ax, Bx								
V_{DD1}				4.7	7.1	mA		
V_{DD2}				4.7	7.1			
10 Mbps Supply C	urrent (All	inputs = 5 MHz squa	re wave, CI = 15 pF	on all outp	outs)			
Si8460Bx								
V_{DD1}			- 10	4.7	7.1	mA		
V_{DD2}			E	5.5	7.7			
Si8461Bx								
V_{DD1}				5.0	7.2	mA		
V_{DD2}			_	5.7	8			
Si8462Bx								
V_{DD1}			_	5.2	7.3	mA		
V_{DD2}			_	5.4	7.6			
Si8463Bx								
V _{DD1}			_	5.5	7.7	mA		
V _{DD2}			_	5.5	7.7			

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Table 3. Electrical Characteristics (Continued)

 $(V_{DD1} = 5 V \pm 10\%, V_{DD2} = 5 V \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
100 Mbps Supply 0	Current (All	inputs = 50 MHz squ	iare wave, CI = 15 p	oF on all ou	tputs)	
Si8460Bx						
V_{DD1}			_	5.0	7.5	mA
V_{DD2}			_	28.8	36	
Si8461Bx				0.0	44.0	
$V_{DD1} \ V_{DD2}$			_	9.0 25	11.3 30	mA
Si8462Bx	 		(25	30	
V _{DD1}			- 0	13.3	16.6	mA
V _{DD2}			-2/C	20.8	26	''''
Si8463Bx						+
V_{DD1}			A	17.2	21.5	mA
V_{DD2}				17.2	21.5	
		Timing Characteris	stics			
Si846xAx			*			
Maximum Data Rate			0) –	1.0	Mbps
Minimum Pulse Width			257	_	250	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 1	_(/)	_	35	ns
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 1		_	25	ns
Propagation Delay Skew ²	t _{PSK(P-P)}		_	_	40	ns
Channel-Channel Skew	t _{PSK}		_	_	35	ns
Si846xBx		4 (2)	l	I.		
Maximum Data Rate			0	_	150	Mbps
Minimum Pulse Width			_	_	6.0	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 1	3.0	6.0	9.5	ns
Pulse Width Distortion	PWD	See Figure 1	_	1.5	2.5	ns
t _{PLH} - t _{PHL}	k U					<u></u>
Propagation Delay Skew ²	t _{PSK(P-P)}		_	2.0	3.0	ns
Channel-Channel Skew	t _{PSK}		_	0.5	1.8	ns
Notes:	.1				l	

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω , \pm 40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Table 3. Electrical Characteristics (Continued)

 $(V_{DD1} = 5 V \pm 10\%, V_{DD2} = 5 V \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
All Models					•	
Output Rise Time	t _r	C _L = 15 pF See Figure 1	_	3.8	5.0	ns
Output Fall Time	t _f	C _L = 15 pF See Figure 1	_	2.8	3.7	ns
Common Mode Transient Immunity	CMTI	$V_I = V_{DD}$ or 0 V	-	25	_	kV/µs
Start-up Time ³	t _{SU}		-	15	40	μs

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.




Figure 1. Propagation Delay Timing



Table 4. Electrical Characteristics

 $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Input Voltage	V _{IH}		2.0	_	_	V
Low Level Input Voltage	V _{IL}		_	_	0.8	V
High Level Output Voltage	V _{OH}	loh = −4 mA	$V_{DD1}, V_{DD2} - 0.4$	3.1	_	V
Low Level Output Voltage	V _{OL}	lol = 4 mA	_	0.2	0.4	V
Input Leakage Current	ΙL		_	_	±10	μA
Output Impedance ¹	Z _O		- (85	_	Ω
DC	Supply Cu	rrent (All inputs 0	V or at supply)	<u> </u>		
Si8460Ax, Bx						
V_{DD1}		All inputs 0 DC		1.7	2.6	
V_{DD2}		All inputs 0 DC		3.3	5.0	mA
V_{DD1}		All inputs 1 DC	7	7.7	11.6	
V_{DD2}		All inputs 1 DC		3.5	5.3	
Si8461Ax, Bx						
V_{DD1}		All inputs 0 DC	÷. ()	2.1	3.2	
V_{DD2}		All inputs 0 DC	__	3.4	5.1	mA
V_{DD1}		All inputs 1 DC	G	7.1	10.7	
V_{DD2}		All inputs 1 DC		4.5	6.8	
Si8462Ax, Bx						
V_{DD1}		All inputs 0 DC	_	2.5	3.8	
V_{DD2}		All inputs 0 DC	_	3.0	4.5	mA
V_{DD1}		All inputs 1 DC	_	6.5	9.8	
V_{DD2}		All inputs 1 DC	_	5.0	8.3	
Si8463Ax, Bx						
V_{DD1}		All inputs 0 DC	_	2.8	4.2	
V_{DD2}		All inputs 0 DC	_	2.8	4.2	mA
V _{DD1}		All inputs 1 DC	_	6.0	9.0	
V_{DD2}		All inputs 1 DC	_	6.0	9.0	

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. $t_{PSK(P-P)}$ is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Si8460/61/62/63

Table 4. Electrical Characteristics (Continued)

 $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package)}$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)							
Si8460Ax, Bx							
V_{DD1}			_	4.7	7.1	mA	
V_{DD2}			_	4.0	6.0		
Si8461Ax, Bx							
V_{DD1}			_	4.7	7.1	mA	
V_{DD2}			_	4.5	6.8		
Si8462Ax, Bx							
V_{DD1}			z (?)	4.7	7.1	mA	
V_{DD2}			70	4.3	6.5		
Si8463Ax, Bx							
V_{DD1}				4.7	7.1	mA	
V_{DD2}			_	4.7	7.1		
10 Mbps Supply Cu	irrent (All inp	outs = 5 MHz square	e wave, CI = 15 pF	on all outp	outs)		
Si8460Bx			· •				
V_{DD1}			-//	4.7	7.1	mA	
V_{DD2}				5.5	7.7		
Si8461Bx			0.9				
V_{DD1}				5.0	7.2	mA	
V_{DD2}			\	5.7	8.0		
Si8462Bx							
V_{DD1}			<u> </u>	5.2	7.3	mA	
V_{DD2}			_	5.4	7.6		
Si8463Bx				_			
V _{DD1}		W	_	5.5	7.7	mA	
V_{DD2}			<u> </u>	5.5	7.7		

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Table 4. Electrical Characteristics (Continued)

 $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
100 Mbps Supply Cui	rrent (All inp	outs = 50 MHz squa	re wave, CI = 15 p	F on all ou	tputs)	.1
Si8460Bx V _{DD1} V _{DD2}				4.8 20	7.2 25	mA
Si8461Bx V _{DD1} V _{DD2}			=	7.4 17.7	9.3 22.1	mA
Si8462Bx V _{DD1} V _{DD2}			20	10.2 15	12.8 18.8	mA
Si8463Bx V _{DD1} V _{DD2}				12.7 12.7	15.9 15.9	mA
	Tir	ming Characteristi	cs			
Si846xAx			•			
Maximum Data Rate			0) –	1.0	Mbps
Minimum Pulse Width			2	_	250	ns
Propagation Delay	t _{PHL} ,t _{PLH}	See Figure 1	(/) -	_	35	ns
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 1		_	25	ns
Propagation Delay Skew ²	t _{PSK(P-P)}		_	<u> </u>	40	ns
Channel-Channel Skew	t _{PSK}				35	ns
Si846xBx						
Maximum Data Rate			0	_	150	Mbps
Minimum Pulse Width			_		6.0	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 1	3.0	6.0	9.5	ns
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 1	_	1.5	2.5	ns
Propagation Delay Skew ²	t _{PSK(P-P)}		_	2.0	3.0	ns
Channel-Channel Skew	t _{PSK}		_	0.5	1.8	ns
Notos:						

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Si8460/61/62/63

Table 4. Electrical Characteristics (Continued)

 $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
All Models				•	•	•
Output Rise Time	t _r	C _L = 15 pF See Figure 1	_	4.3	6.1	ns
Output Fall Time	t _f	C _L = 15 pF See Figure 1	_	3.0	4.3	ns
Common Mode Transient Immunity	CMTI	$V_I = V_{DD}$ or 0 V	_	25	_	kV/µs
Start-up Time ³	t _{SU}		_ (15	40	μs

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Table 5. Electrical Characteristics¹

(V_{DD1} = 2.70 V, V_{DD2} = 2.70 V, T_A = -40 to 125 °C; applies to narrow-body SOIC package)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Input Voltage	V_{IH}		2.0	_	_	V
Low Level Input Voltage	V _{IL}		_	_	0.8	V
High Level Output Voltage	V _{OH}	loh = −4 mA	$V_{DD1}, V_{DD2} - 0.4$	2.3	_	V
Low Level Output Voltage	V _{OL}	lol = 4 mA	_	0.2	0.4	V
Input Leakage Current	IL		_ •	_	±10	μA
Output Impedance ²	Z _O		- (85	_	Ω
	DC Supply C	urrent (All inputs 0	V or at supply)		I.	1
Si8460Ax, Bx						
V_{DD1}		All inputs 0 DC		1.7	2.6	
V_{DD2}		All inputs 0 DC		3.3	5.0	mA
V_{DD1}		All inputs 1 DC	_	7.7	11.6	
V_{DD2}		All inputs 1 DC		3.5	5.3	
Si8461Ax, Bx						
V_{DD1}		All inputs 0 DC	<u> </u>	2.1	3.2	
V_{DD2}		All inputs 0 DC		3.4	5.1	mA
V _{DD1}		All inputs 1 DC		7.1	10.7	
V _{DD2}		All inputs 1 DC		4.5	6.8	
Si8462Ax, Bx						
V_{DD1}		All inputs 0 DC) —	2.5	3.8	
V _{DD2}		All inputs 0 DC	_	3.0	4.5	mA
V _{DD1}		All inputs 1 DC	_	6.5	9.8	
V_{DD2}		All inputs 1 DC	_	5.0	8.3	
Si8463Ax, Bx						
V _{DD1}		All inputs 0 DC	_	2.8	4.2	
V_{DD2}	. =	All inputs 0 DC	_	2.8	4.2	mA
V_{DD1}		All inputs 1 DC	_	6.0	9.0	
V_{DD2}	•	All inputs 1 DC	_	6.0	9.0	
Motos		•				•

Notes:

- Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to T_A = 0 to 85 °C.
 The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the
- 2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- **3.** t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 4. Start-up time is the time period from the application of power to valid data at the output.



Table 5. Electrical Characteristics¹ (Continued)

 $(V_{DD1} = 2.70 \text{ V}, V_{DD2} = 2.70 \text{ V}, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
1 Mbps Suppl	y Current (All inp	uts = 500 kHz square	e wave, CI = 15 pF	on all outp	outs)	
Si8460Ax, Bx						T
V_{DD1}			_	4.7	7.1	mA
V_{DD2}			_	4.0	6.0	
Si8461Ax, Bx						
V_{DD1}			_	4.7	7.1	mA
V_{DD2}			_	4.5	6.8	
Si8462Ax, Bx						
V_{DD1}			← (7)	4.7	7.1	mA
V_{DD2}				4.3	6.5	
Si8463Ax, Bx						
V_{DD1}			—	4.7	7.1	mA
V_{DD2}				4.7	7.1	
	oly Current (All in	puts = 5 MHz square	wave, CI = 15 pF	on all outp	uts)	
Si8460Bx			•			
V_{DD1}			__	4.7	7.1	mA
V_{DD2}			6	5.5	7.7	
Si8461Bx			0.5			
V_{DD1}				5.0	7.2	mA
V_{DD2}) –	5.7	8.0	
Si8462Bx						
V_{DD1}			<u> </u>	5.2	7.3	mA
V_{DD2}			_	5.4	7.6	
Si8463Bx						
V _{DD1}		V	_	5.5	7.7	mA
V_{DD2}	7		_	5.5	7.7	
Notes:			•			

Notes:

- Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to T_A = 0 to 85 °C.
- 2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 3. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 4. Start-up time is the time period from the application of power to valid data at the output.



Table 5. Electrical Characteristics¹ (Continued)

 $(V_{DD1} = 2.70 \text{ V}, V_{DD2} = 2.70 \text{ V}, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol Test Condition		Min	Тур	Max	Unit
100 Mbps Supply Cւ	ırrent (All in	puts = 50 MHz squa	re wave, CI = 15 p	F on all out	tputs)	I
Si8460Bx						
V_{DD1}			_	4.8	7.2	mA
V _{DD2}			_	15.8	19.8	
Si8461Bx				6.7	8.4	m A
$V_{DD1} \ V_{DD2}$			_	6.7 14.2	17.8	mA
Si8462Bx						
V _{DD1}			+0	8.7	10.9	mA
V_{DD2}			AU	12.2	15.3	
Si8463Bx						
V_{DD1}			(10.5	13.1	mA
V_{DD2}			>>-	10.5	13.1	
	Ti	iming Characteristi	cs			
Si846xAx						
Maximum Data Rate			0	7 –	1.0	Mbps
Minimum Pulse Width				_	250	ns
Propagation Delay	t _{PHL} ,t _{PLH}	See Figure 1		_	35	ns
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 1) –	_	25	ns
Propagation Delay Skew ³	t _{PSK(P-P)}		_	_	40	ns
Channel-Channel Skew	t _{PSK}		_	_	35	ns
Si846xBx		. 0.				
Maximum Data Rate			0	_	150	Mbps
Minimum Pulse Width			_	_	6.0	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 1	3.0	6.0	9.5	ns
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 1	_	1.5	2.5	ns
Propagation Delay Skew ³	t _{PSK(P-P)}		_	2.0	3.0	ns
Channel-Channel Skew	t _{PSK}		_	0.5	1.8	ns
Notos					l.	l .

Notes:

- 1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to $T_A = 0$ to 85 °C.
- 2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- **3.** t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 4. Start-up time is the time period from the application of power to valid data at the output.



Table 5. Electrical Characteristics¹ (Continued)

 $(V_{DD1} = 2.70 \text{ V}, V_{DD2} = 2.70 \text{ V}, T_A = -40 \text{ to } 125 \text{ °C}; \text{ applies to narrow-body SOIC package})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
All Models	•			•	•	•
Output Rise Time	t _r	$C_L = 15 \text{ pF}$ See Figure 1	_	4.8	6.5	ns
Output Fall Time	t _f	C _L = 15 pF See Figure 1	_	3.2	4.6	ns
Common Mode Transient Immunity	CMTI	$V_I = V_{DD}$ or 0 V	-	25	_	kV/µs
Start-up Time ⁴	t _{SU}		-	15	40	μs

Notes:

- 1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to $T_A = 0$ to 85 °C.
- 2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 3. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 4. Start-up time is the time period from the application of power to valid data at the output.

Table 6. Regulatory Information*

CSA

The Si84xx is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.

61010-1: Up to 300 V_{RMS} reinforced insulation working voltage; up to 600 V_{RMS} basic insulation working voltage.

60950-1: Up to 130 V_{RMS} reinforced insulation working voltage; up to 600 V_{RMS} basic insulation working voltage.

VDE

The Si84xx is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.

60747-5-2: Up to 560 V_{peak} for basic insulation working voltage.

UL

The Si84xx is certified under UL1577 component recognition program. For more details, see File E257455.

Rated up to 2500 V_{RMS} isolation voltage for basic insulation.

*Note: Regulatory Certifications apply to 2.5 kV_{RMS} rated devices which are production tested to 3.0 kV_{RMS} for 1 sec. For more information, see "5. Ordering Guide" on page 29.



Table 7. Insulation and Safety-Related Specifications

Parameter	Symbol	Test Condition	Value	Unit
Faranielei	Symbol	lest Condition	NB SOIC-16	Oilit
Nominal Air Gap (Clearance) ¹	L(IO1)		3.9 min	mm
Nominal External Tracking (Creepage) ¹	L(IO2)		3.9 min	mm
Minimum Internal Gap (Internal Clearance)			0.008	mm
Tracking Resistance (Proof Tracking Index)	PTI	IEC60112	600	V _{RMS}
Erosion Depth	ED	70	0.019	mm
Resistance (Input-Output) ²	R _{IO}	70	10 ¹²	Ω
Capacitance (Input-Output) ²	C _{IO}	f = 1 MHz	2.0	pF
Input Capacitance ³	C _I		4.0	pF

Notes:

- 1. The values in this table correspond to the nominal creepage and clearance values as detailed in "6. Package Outline: 16-Pin Narrow Body SOIC". VDE certifies the clearance and creepage limits as 4.7 mm minimum for the NB SOIC-16 package. UL does not impose a clearance and creepage minimum for component level certifications. CSA certifies the clearance and creepage limits as 3.9 mm minimum for the NB SOIC-16 package.
- 2. To determine resistance and capacitance, the Si84xx is converted into a 2-terminal device. Pins 1–8 are shorted together to form the first terminal and pins 9–16 are shorted together to form the second terminal. The parameters are then measured between these two terminals.
- 3. Measured from input pin to ground.

Table 8. IEC 60664-1 (VDE 0844 Part 2) Ratings

Parameter	Test Condition	Specification
Basic Isolation Group	Material Group	I
. 0	Rated Mains Voltages ≤ 150 V _{RMS}	I-IV
la stallation Olas iffication	Rated Mains Voltages ≤ 300 V _{RMS}	1-111
Installation Classification	Rated Mains Voltages ≤ 400 V _{RMS}	I-II
, XC	Rated Mains Voltages ≤ 600 V _{RMS}	I-II



Table 9. IEC 60747-5-2 Insulation Characteristics for Si84xxxB*

Parameter	Symbol	Test Condition	Characteristic	Unit
Maximum Working Insulation Voltage	V _{IORM}		560	V peak
Input to Output Test Voltage	V _{PR}	Method b1 (V _{IORM} x 1.875 = V _{PR} , 100% Production Test, t _m = 1 sec, Partial Discharge < 5 pC)	1050	V peak
Transient Overvoltage	V _{IOTM}	t = 60 sec	4000	V peak
Pollution Degree (DIN VDE 0110, Table 1)			2	
Insulation Resistance at T_S , $V_{IO} = 500 \text{ V}$	R _S		>10 ⁹	Ω

*Note: Maintenance of the safety data is ensured by protective circuits. The Si84xx provides a climate classification of 40/125/21.

Table 10. IEC Safety Limiting Values¹

Parameter	Symbol	Test Condition	Min	Tvn	Max	Unit	
Farameter	Parameter Symbol Test Condition		Willi	Тур	NB SOIC-16	Oilit	
Case Temperature	T _S) —	_	150	°C	
Safety input, output, or supply current	I _S	$\theta_{JA} = 105 \text{ °C/W (NB SOIC-16)},$ $V_I = 5.5 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}$	_	_	215	mA	
Device Power Dissipation ²	P_{D}		_	_	415	mW	

Notes:

- 1. Maximum value allowed in the event of a failure; also see the thermal derating curve in Figure 2.
- 2. The Si846x is tested with VDD1 = VDD2 = 5.5 V, TJ = 150 °C, CL = 15 pF, input a 150 Mbps 50% duty cycle square wave.



Table 11. Thermal Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Parameter	Symbol Test Condition	IVIIII	NB SOIC-16	IVIAA	Offic	
IC Junction-to-Air Thermal Resistance	$\theta_{\sf JA}$		_	105		°C/W




Figure 2. (NB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2



2. Functional Description

2.1. Theory of Operation

The operation of an Si846x channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si846x channel is shown in Figure 3.





Figure 3. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See Figure 4 for more details.







2.2. Eye Diagram

Figure 5 illustrates an eye-diagram taken on an Si8460. For the data source, the test used an Anritsu (MP1763C) Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8460 were captured on an oscilloscope. The results illustrate that data integrity was maintained even at the high data rate of 150 Mbps. The results also show that 2 ns pulse width distortion and 250 ps peak jitter were exhibited.




Figure 5. Eye Diagram



2.3. Device Operation

Device behavior during startup, normal operation, and shutdown is shown in Table 12.

Table 12. Si846x Logic Operation Table

V _I Input ^{1,2}	VDDI State ^{1,3,4}	VDDO State ^{1,3,4}	V _O Output ^{1,2}	Comments
Н	Р	Р	Н	Normal operation.
L	Р	Р	L	Normal operation.
X ⁵	UP	Р	L	Upon transition of VDDI from unpowered to powered, V_{O} returns to the same state as V_{I} in less than 1 μs .
X ⁵	Р	UP	Undetermined	Upon transition of VDDO from unpowered to powered, V_{O} returns to the same state as V_{I} within 1 μs .

Notes:

- 1. VDDI and VDDO are the input and output power supplies. V_I and V_O are the respective input and output terminals.
- 2. X = not applicable; H = Logic High; L = Logic Low; Hi-Z = High Impedance.
- 3. "Powered" state (P) is defined as 2.70 V < VDD < 5.5 V.
- 4. "Unpowered" state (UP) is defined as VDD = 0 V.
- 5. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current.



2.4. Layout Recommendations

To ensure safety in the end user application, high voltage circuits (i.e., circuits with $>30 \text{ V}_{AC}$) must be physically separated from the safety extra-low voltage circuits (SELV is a circuit with $<30 \text{ V}_{AC}$) by a certain distance (creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those creepage/clearance requirements and also provide a sufficiently large high-voltage breakdown protection rating (commonly referred to as working voltage protection). Table 6 on page 16 and Table 7 on page 17 detail the working voltage and creepage/clearance capabilities of the Si84xx. These tables also detail the component standards (UL1577, IEC60747, CSA 5A), which are readily accepted by certification bodies to provide proof for end-system specifications requirements. Refer to the end-system specification (61010-1, 60950-1, etc.) requirements before starting any design that uses a digital isolator.

The following sections detail the recommended bypass and decoupling components necessary to ensure robust overall performance and reliability for systems using the Si84xx digital isolators.

2.4.1. Supply Bypass

Digital integrated circuit components typically require 0.1 μ F (100 nF) bypass capacitors when used in electrically quiet environments. However, digital isolators are commonly used in hazardous environments with excessively noisy power supplies. To counteract these harsh conditions, it is recommended that an additional 1 μ F bypass capacitor be added between VDD and GND on both sides of the package. The capacitors should be placed as close as possible to the package to minimize stray inductance. If the system is excessively noisy, it is recommended that the designer add 50 to 100 Ω resistors in series with the VDD supply voltage source and 50 to 300 Ω resistors in series with the digital inputs/outputs (see Figure 6). For more details, see "3. Errata and Design Migration Guidelines" on page 27.

All components upstream or downstream of the isolator should be properly decoupled as well. If these components are not properly decoupled, their supply noise can couple to the isolator inputs and outputs, potentially causing damage if spikes exceed the maximum ratings of the isolator (6 V). In this case, the 50 to 300 Ω resistors protect the isolator's inputs/outputs (note that permanent device damage may occur if the absolute maximum ratings are exceeded). Functional operation should be restricted to the conditions specified in Table 1, "Recommended Operating Conditions," on page 4.

2.4.2. Pin Connections

No connect pins are not internally connected. They can be left floating, tied to V_{DD}, or tied to GND.

2.4.3. Output Pin Termination

The nominal output impedance of an isolator driver channel is approximately 85 Ω , $\pm 40\%$, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces. The series termination resistor values should be scaled appropriately while keeping in mind the recommendations described in "2.4.1. Supply Bypass" above.




Figure 6. Recommended Bypass Components for the Si84xx Digital Isolator Family



2.5. Typical Performance Characteristics

The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to Tables 3, 4, and 5 for actual specification limits.





Figure 7. Si8460 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation

Figure 10. Si8460 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)







Figure 8. Si8461 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)

Figure 11. Si8461 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)






Figure 9. Si8462 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)

24

Figure 12. Si8462 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)




Figure 13. Si8463 Typical V_{DD1} or V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)




Figure 14. Propagation Delay vs. Temperature






Figure 15. Si84xx Time-Dependent Dielectric Breakdown



3. Errata and Design Migration Guidelines

When using the new Si846x products, or when migrating from Silicon Labs' legacy isolators, designers must consider and adhere to the following requirements.

3.1. Power Supply Bypass Capacitors (Revision A and Revision B)

When using the Si846x isolators with power supplies \geq 4.5 V, sufficient VDD bypass capacitors must be present on both the VDD1 and VDD2 pins to ensure the VDD rise time is less than 0.5 V/µs (which is > 9 µs for a \geq 4.5 V supply). Although rise time is power supply dependent, \geq 1 µF capacitors are required on both power supply pins (VDD1, VDD2) of the isolator device.

3.1.1. Resolution

For recommendations on resolving this issue, see "2.4.1. Supply Bypass" on page 23. Additionally, refer to "5. Ordering Guide" on page 29 for current ordering information.

3.2. Latch Up Immunity (Revision A Only)

Latch up immunity generally exceeds \pm 200 mA per pin. Exceptions: Certain pins provide < 100 mA of latch-up immunity. To increase latch-up immunity on these pins, 100 Ω of equivalent resistance must be included in series with *all* of the pins listed in Table 13. The 100 Ω equivalent resistance can be comprised of the source driver's output resistance and a series termination resistor.

3.2.1. Resolution


This issue has been corrected with Revision B of the device. Refer to "5. Ordering Guide" on page 29 for more information.

Table 13. Affected Ordering Part Numbers (Revision A Only)

Affected Ordering Part Numbers*	Device Revision	Pin#	Name	Pin Type		
		2	A1	Input		
SI8460SV-A-IS/IS1, SI8461SV-A-IS/IS1, SI8462SV-A-IS/IS1, SI8463SV-A-IS/IS1		6	A5	Input or Output		
		10	В6	Input or Output		
		14	B2	Output		
*Note: SV = Speed Grade/Isolation Rating (AA, AB, BA, BB).						



4. Pin Descriptions



Name	SOIC-16 Pin#	Туре	Description
V _{DD1}	1	Supply	Side 1 power supply.
A1	2	Digital Input	Side 1 digital input.
A2	3	Digital Input	Side 1 digital input.
A3	4	Digital Input	Side 1 digital input.
A4	5	Digital I/O	Side 1 digital input or output.
A5	6	Digital I/O	Side 1 digital input or output.
A6	7	Digital I/O	Side 1 digital input or output.
GND1	8	Ground	Side 1 ground.
GND2	9	Ground	Side 2 ground.
B6	10	Digital I/O	Side 2 digital input or output.
B5	11	Digital I/O	Side 2 digital input or output.
B4	12	Digital I/O	Side 2 digital input or output.
В3	13	Digital Output	Side 2 digital output.
B2	14	Digital Output	Side 2 digital output.
B1	15	Digital Output	Side 2 digital output.
V _{DD2}	16	Supply	Side 2 power supply.



5. Ordering Guide

These devices are not recommended for new designs. Please see the Si866x data sheet for replacement options.

Table 14. Ordering Guide for Valid OPNs¹

Ordering Part Number (OPN)	Alternative Part Number (APN)	Number of Inputs VDD1 Side	Number of Inputs VDD2 Side	Maximum Data Rate (Mbps)	Isolation Rating	Package Type				
Revision B Devices	Revision B Devices ²									
Si8460AA-B-IS1	Si8660BA-B-IS1	6	0	1						
Si8460BA-B-IS1	Si8660BA-B-IS1	6	0	150						
Si8461AA-B-IS1	Si8661AB-B-IS1	5	1	1/)						
Si8461BA-B-IS1	Si8661BB-B-IS1	5	1	150	1 kVrms	NB SOIC-16				
Si8462AA-B-IS1	Si8662AB-B-IS1	4	2	1						
Si8462BA-B-IS1	Si8662BB-B-IS1	4	2	150						
Si8463AA-B-IS1	Si8663AB-B-IS1	3	3	1						
Si8463BA-B-IS1	Si8663BB-B-IS1	3	3	150	Y 					
Si8460AB-B-IS1	Si8660AB-B-IS1	6	0							
Si8460BB-B-IS1	Si8660BB-B-IS1	6	0	150						
Si8461AB-B-IS1	Si8661AB-B-IS1	5	1	1						
Si8461BB-B-IS1	Si8661BB-B-IS1	5	1	150	2 E k\/rma	NB SOIC-16				
Si8462AB-B-IS1	Si8662AB-B-IS1	4	2	1	2.5 kVrms	IND SOIC-10				
Si8462BB-B-IS1	Si8662BB-B-IS1	4	2	150						
Si8463AB-B-IS1	Si8663AB-B-IS1	3	3	1						
Si8463BB-B-IS1	Si8663BB-B-IS1	3	3	150						

Notes:



^{1.} All packages are RoHS-compliant. Moisture sensitivity level is MSL2A with peak reflow temperature of 260 °C according to the JEDEC industry standard classifications and peak solder temperature.

^{2.} Revision A and Revision B devices are supported for existing designs.

Table 14. Ordering Guide for Valid OPNs¹

Ordering Part Number (OPN)	Alternative Part Number (APN)	Number of Inputs VDD1 Side	Number of Inputs VDD2 Side	Maximum Data Rate (Mbps)	Isolation Rating	Package Type
Revision A Devices	Revision A Devices ²					
Si8460AA-A-IS1	Si8660BA-B-IS1	6	0	1		
Si8460BA-A-IS1	Si8660BA-B-IS1	6	0	150		
Si8461AA-A-IS1	Si8661AB-B-IS1	5	1	1		
Si8461BA-A-IS1	Si8661BB-B-IS1	5	1	150	4 14 / / / / / / / / / / / / / / / / / /	ND COIC 4C
Si8462AA-A-IS1	Si8662AB-B-IS1	4	2	10	1 kVrms	NB SOIC-16
Si8462BA-A-IS1	Si8662BB-B-IS1	4	2	150		
Si8463AA-A-IS1	Si8663AB-B-IS1	3	3	1		
Si8463BA-A-IS1	Si8663BB-B-IS1	3	3	150	Co	
Si8460AB-A-IS1	Si8660AB-B-IS1	6	0	1		
Si8460BB-A-IS1	Si8660BB-B-IS1	6	0	150		
Si8461AB-A-IS1	Si8661AB-B-IS1	5	1	1		
Si8461BB-A-IS1	Si8661BB-B-IS1	5	1	150	2.5 kVrms	NB SOIC-16
Si8462AB-A-IS1	Si8662AB-B-IS1	4	2	1	2.5 KVIIIIS	IND SOIC-16
Si8462BB-A-IS1	Si8662BB-B-IS1	4	2	150		
Si8463AB-A-IS1	Si8663AB-B-IS1	3	3	1		
Si8463BB-A-IS1	Si8663BB-B-IS1	3	3	150		

Notes:



All packages are RoHS-compliant. Moisture sensitivity level is MSL2A with peak reflow temperature of 260 °C according to the JEDEC industry standard classifications and peak solder temperature.

^{2.} Revision A and Revision B devices are supported for existing designs.

6. Package Outline: 16-Pin Narrow Body SOIC

Figure 16 illustrates the package details for the Si846x in a 16-pin narrow-body SOIC (SO-16). Table 15 lists the values for the dimensions shown in the illustration.




Figure 16. 16-pin Small Outline Integrated Circuit (SOIC) Package

Table 15. Package Diagram Dimensions

Dimension	Min	Max	
А	_	1.75	
A1	0.10	0.25	
A2	1.25	_	
b	0.31	0.51	
С	0.17	0.25	
D	9.90 BSC		
E	6.00 BSC		
E1	3.90 BSC		
е	1.27 BSC		
L	0.40	1.27	
L2	0.25 BSC		



Table 15. Package Diagram Dimensions (Continued)

Min	Max	
0.25	0.50	
0°	8°	
0.10		
obb 0.20		
ccc 0.10		
0.2	25	
	0.25 0° 0.1	

Notes

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- **3.** This drawing conforms to the JEDEC Solid State Outline MS-012, Variation AC.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7. Land Pattern: 16-Pin Narrow Body SOIC

Figure 17 illustrates the recommended land pattern details for the Si846x in a 16-pin narrow-body SOIC. Table 16 lists the values for the dimensions shown in the illustration.




Figure 17. 16-Pin Narrow Body SOIC PCB Land Pattern

Table 16. 16-Pin Narrow Body SOIC Land Pattern Dimensions

Dimension	Feature	(mm)
C1	Pad Column Spacing	5.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.55


Notes

- **1.** This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N for Density Level B (Median Land Protrusion).
- 2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.



8. Top Marking: 16-Pin Narrow Body SOIC

8.1. 16-Pin Narrow Body SOIC Top Marking



8.2. Top Marking Explanation

Line 1 Marking:	Base Part Number Ordering Options (See Ordering Guide for more information).	Si84 = Isolator product series XY = Channel Configuration X = # of data channels (6, 5, 4, 3, 2, 1) Y = # of reverse channels (3, 2, 1, 0) S = Speed Grade A = 1 Mbps; B = 150 Mbps V = Insulation rating A = 1 kV; B = 2.5 kV	
Line 2 Marking:	Circle = 1.2 mm Diameter	"e3" Pb-Free Symbol	
	YY = Year WW = Work Week	Assigned by the Assembly House. Corresponds to the year and work week of the mold date.	
	TTTTTT = Mfg code	Manufacturing Code from Assembly Purchase Order form.	
	Circle = 1.2 mm diameter	"e3" Pb-Free Symbol.	



DOCUMENT CHANGE LIST

Revision 0.1 to Revision 0.2

- Updated all specs to reflect latest silicon.
- Added "3. Errata and Design Migration Guidelines" on page 27.
- Added "8. Top Marking: 16-Pin Narrow Body SOIC" on page 34.

Revision 0.2 to Revision 1.0

- Updated document to reflect availability of Revision B silicon.
- Updated Tables 3,4, and 5.
 - Updated all supply currents and channel-channel skew.
- Updated Table 2.
 - Updated absolute maximum supply voltage.
- Updated Table 7.
 - Updated clearance and creepage dimensions.
- Updated "3. Errata and Design Migration Guidelines" on page 27.
- Updated "5. Ordering Guide" on page 29.

Revision 1.0 to Revision 1.1

- Updated Tables 3, 4, and 5.
 - Updated notes in tables to reflect output impedance of 85 Ω .
 - Updated rise and fall time specifications.
 - Updated CMTI value.

Revision 1.1 to Revision 1.2

- Updated document throughout to include MSL improvements to MSL2A.
- Updated "5. Ordering Guide" on page 29.
 - Updated Note 1 in ordering guide table to reflect improvement and compliance to MSL2A moisture sensitivity level.

Revision 1.2 to Revision 1.3

- Updated "Features" on page 1.
- Moved Tables 1 and 2 to page 4.
- Updated Tables 6, 7, 8, and 9.
- Updated Table 12 footnotes.
- Added Figure 15, "Si84xx Time-Dependent Dielectric Breakdown," on page 26.

Revision 1.3 to Revision 1.4

- Updated "4. Pin Descriptions" on page 28.
 - Removed note for narrow-body devices.
- Updated "2.4.1. Supply Bypass" on page 23.
- Added Figure 6, "Recommended Bypass Components for the Si84xx Digital Isolator Family," on page 23.
- Updated "3.1. Power Supply Bypass Capacitors (Revision A and Revision B)" on page 27.

Revision 1.4 to Revision 1.5

 Updated "5. Ordering Guide" on page 29 to include new title note and "Alternative Part Number (APN)" column.



Si8460/61/62/63

CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500

Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analog-intensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

