

# SYNCHRONOUS ETHERNET/TELECOM JITTER ATTENUATING CLOCK MULTIPLIER

#### Features

- Provides jitter attenuation and frequency translation between SONET/PDH and Ethernet
- Supports ITU-T G.8262 Synchronous Ethernet equipment slave clock (EEC option 1 and 2) requirements with optional Stratum 3 compliant timing card clock source
- Two clock inputs/two clock outputs
- Input frequency range: 8 kHz–644 MHz
- Output frequency range: 8 kHz–644 MHz■
- Ultra low jitter:
   0.23 ps RMS (1.875–20 MHz)
   0.47 ps RMS (12 kHz–20 MHz)
- Simple pin control interface

#### Applications

- Synchronous Ethernet line cards
- SONET OC-3/12/48 line cards
- PON OLT/ONU

### Description

The Si5315 is a jitter-attenuating clock multiplier for Gb and 10G Synchronous Ethernet, SONET/SDH, and PDH (T1/E1) applications. The Si5315 supports SyncE EEC options 1 and 2 when paired with a timing card that implements the required wander filter. The Si5315 accepts dual clock inputs ranging from 8 kHz to 644.53 MHz and generates two equal frequency-multiplied clock outputs ranging from 8 kHz to 644.53 MHz. The input clock frequency and clock multiplication ratio are selectable from a table of popular SyncE and T1/E1 rates. The Si5315 is based on Silicon Laboratories' third-generation DSPLL<sup>®</sup> technology, which provides any-frequency synthesis and jitter attenuation in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The DSPLL loop bandwidth is user programmable, providing jitter performance optimization at the application level.

### **Functional Block Diagram**



- Selectable loop bandwidth for jitter attenuation: 60 to 8.4 kHz
   Automatic/Manual hitless switching
- and holdover during loss of inputs clock
- Programmable output clock signal format: LVPECL, LVDS, CML or CMOS
- 40 MHz crystal or XO reference
  - Single supply: 1.8, 2.5, or 3.3 V On-chip voltage regulator with high PSRR
- Loss of lock and loss of signal alarms
- Small size: 6 x 6 mm, 36-QFN
- Wide temperature range: -40 to +85 °C
- Carrier Ethernet switches routers
- MSAN / DSLAM
- T1/E1/DS3/E3 line cards



5153



# TABLE OF CONTENTS

# Section

### <u>Page</u>

1. Electrical Specifications
1.1. Three-Level (3L) Input Pins (No External Resistors)
1.2. Three-Level (3L) Input Pins (With External Resistors)
2. Typical Application Circuit
3. System Level Overview
4. Functional Description
4.1. Overview
4.2. PLL Performance
5. Frequency Plan Tables
5.1. Frequency Multiplication Plan
5.2. PLL Self-Calibration
5.3. Input Clock Control
5.4. Alarms
5.5. Holdover Mode
5.6. PLL Bypass Mode
6. High-Speed I/O
6.1. Input Clock Buffers
6.2. Output Clock Drivers
7. Crystal/Reference Clock Input
7.1. Crystal/Reference Clock Selection
8. Power Supply Filtering
9. Typical Phase Noise Plots
9.1. 10G LAN SyncE Example
10. Pin Descriptions: Si5315
11. Ordering Guide
12. Package Outline: 36-Pin QFN
13. PCB Land Pattern
14. Top Marking
14.1. Si5315 Top Marking (QFN)
14.2. Top Marking Explanation
Document Change List
Contact Information



### **1. Electrical Specifications**

### Table 1. Recommended Operating Conditions

(V<sub>DD</sub> = 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%, T<sub>A</sub> = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
Temperature Range	T <sub>A</sub>		-40	25	85	°C	
Supply Voltage	V <sub>DD</sub>	3.3 V nominal	2.97	3.3	3.63	V	
		2.5 V nominal	2.25	2.5	2.75	V	
		1.8 V nominal	1.71	1.8	1.89	V	
Note: All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise noted.							

### Table 2. DC Characteristics

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ }^{\circ}\text{C})$ 

Symbol	Test Condition	Min	Тур	Мах	Units
I <sub>DD</sub>	LVPECL Format 644.53125 MHz Out All CKOUTs Enabled <sup>1</sup>		251	279	mA
	LVPECL Format 644.53125 MHz Out Only 1 CKOUT Enabled <sup>1</sup>	_	217	243	mA
	CMOS Format 25.00 MHz Out All CKOUTs Enabled <sup>2</sup>	_	204	234	mA
	CMOS Format 25.00 MHz Out Only CKOUT1 Enabled <sup>2</sup>	_	194	220	mA
			<u> </u>		
V <sub>ICM</sub>	1.8 V ± 5%	0.9	—	1.4	V
	2.5 V ± 10%	1.0	_	1.7	V
	3.3 V ± 10%	1.1	—	1.95	V
CKN <sub>RIN</sub>	Single-ended	20	40	60	kΩ
CKN <sub>VIN</sub>		0		V <sub>DD</sub>	V
	I <sub>DD</sub> V <sub>ICM</sub>	$\begin{tabular}{ c c c c } \hline I_{DD} & LVPECL Format \\ 644.53125 MHz Out \\ All CKOUTs Enabled^1 \\ LVPECL Format \\ 644.53125 MHz Out \\ Only 1 CKOUT Enabled^1 \\ \hline Only 1 CKOUT Enabled^1 \\ \hline CMOS Format \\ 25.00 MHz Out \\ All CKOUTs Enabled^2 \\ \hline CMOS Format \\ 25.00 MHz Out \\ Only CKOUT1 Enabled^2 \\ \hline V_{ICM} & 1.8 \ V \pm 5\% \\ \hline 2.5 \ V \pm 10\% \\ \hline 3.3 \ V \pm 10\% \\ \hline CKN_{RIN} & Single-ended \\ \end{tabular}$	IDD         LVPECL Format 644.53125 MHz Out All CKOUTs Enabled <sup>1</sup> —           LVPECL Format 644.53125 MHz Out Only 1 CKOUT Enabled <sup>1</sup> —           CMOS Format 25.00 MHz Out All CKOUTs Enabled <sup>2</sup> —           CMOS Format 25.00 MHz Out All CKOUTs Enabled <sup>2</sup> —           CMOS Format 25.00 MHz Out Only CKOUT1 Enabled <sup>2</sup> —           VICM         1.8 V ± 5%         0.9           2.5 V ± 10%         1.0         3.3 V ± 10%         1.1           CKN <sub>RIN</sub> Single-ended         20         20	IDD         LVPECL Format 644.53125 MHz Out All CKOUTs Enabled <sup>1</sup> —         251           LVPECL Format 644.53125 MHz Out Only 1 CKOUT Enabled <sup>1</sup> —         217           CMOS Format 25.00 MHz Out All CKOUTs Enabled <sup>2</sup> —         204           CMOS Format 25.00 MHz Out All CKOUTs Enabled <sup>2</sup> —         194           VICM         1.8 V ± 5%         0.9         —           VICM         1.8 V ± 10%         1.0         —           3.3 V ± 10%         1.1         —           CKN <sub>RIN</sub> Single-ended         20         40	IDD         LVPECL Format 644.53125 MHz Out All CKOUTs Enabled <sup>1</sup> —         251         279           LVPECL Format 644.53125 MHz Out Only 1 CKOUT Enabled <sup>1</sup> —         217         243           CMOS Format 25.00 MHz Out All CKOUTS Enabled <sup>2</sup> —         204         234           CMOS Format 25.00 MHz Out All CKOUTS Enabled <sup>2</sup> —         194         220           CMOS Format 25.00 MHz Out Only CKOUT1 Enabled <sup>2</sup> —         194         220           VICM         1.8 V ± 5%         0.9         —         1.4           2.5 V ± 10%         1.0         —         1.7           3.3 V ± 10%         1.1         —         1.95           CKN <sub>RIN</sub> Single-ended         20         40         60

1. Refers to Si5315A speed grade.

2. Refers to Si5315B speed grade.



Table 2. DC Characteristics (Continued)  $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Single-ended Input Voltage Swing	V <sub>ISE</sub>	f <sub>CKIN</sub> ≤ 212.5 MHz See Figure 2.	0.2	—	_	V <sub>PP</sub>
		f <sub>CKIN</sub> > 212.5 MHz See Figure 2.	0.25	—	_	V <sub>PP</sub>
Differential Input Voltage Swing	V <sub>ID</sub>	f <sub>CKIN</sub> ≤ 212.5 MHz See Figure 2.	0.2	—	_	V <sub>PP</sub>
		f <sub>CKIN</sub> > 212.5 MHz See Figure 2.	0.25	—		V <sub>PP</sub>
CKOUTn Output Clocks						
Common Mode	V <sub>OCM</sub>	LVPECL 100 Ω load line-to-line	V <sub>DD</sub> – 1.42	—	V <sub>DD</sub> – 1.25	V
Differential Output Swing	V <sub>OD</sub>	LVPECL 100 Ω load line-to-line	1.1	—	1.9	V <sub>PP</sub>
Single Ended Output Swing	$V_{SE}$	LVPECL 100 Ω load line-to-line	0.5	—	0.93	V <sub>PP</sub>
Differential Output Voltage	CKO <sub>VD</sub>	CML 100 Ω load line-to-line	350	425	500	mV <sub>PP</sub>
Common Mode Output Voltage	CKO <sub>VCM</sub>	CML 100 Ω load line-to-line	—	V <sub>DD</sub> – 0.36	—	V
Differential Output Voltage	CKO <sub>VD</sub>	LVDS 100 Ω load line-to-line	500	700	900	mV <sub>PP</sub>
		Low swing LVDS 100 Ω load line-to-line	350	425	500	mV <sub>PP</sub>
Common Mode Output Voltage	CKO <sub>VCM</sub>	LVDS 100 Ω load line-to-line	1.125	1.2	1.275	V
Differential Output Resistance	CKO <sub>RD</sub>	CML, LVPECL, LVDS, Disable	—	200	—	Ω
Output Voltage Low	CKO <sub>VOLLH</sub>	CMOS	—	_	0.4	V
Output Voltage High	CKO <sub>VOHLH</sub>	V <sub>DD</sub> = 1.71 V CMOS	0.8 x V <sub>DD</sub>	—	—	V

**1.** Refers to Si5315A speed grade.

2. Refers to Si5315B speed grade.



### Table 2. DC Characteristics (Continued)

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ }^{\circ}\text{C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Output Drive Current	СКО <sub>Ю</sub>	CMOS Driving into CKO <sub>VOL</sub> for out- put low or CKO <sub>VOH</sub> for out- put high. CKOUT+ and CKOUT– shorted externally.				
		V <sub>DD</sub> = 1.71 V	7.5		—	mA
		V <sub>DD</sub> = 2.97 V	32	—	—	mA
2-Level LVCMOS Input Pins		·			· · · · ·	
Input Voltage Low	V <sub>IL</sub>	V <sub>DD</sub> = 1.71 V	—	_	0.5	V
		V <sub>DD</sub> = 2.25 V	—	_	0.7	V
		V <sub>DD</sub> = 2.97 V	—	_	0.8	V
Input Voltage High	V <sub>IH</sub>	V <sub>DD</sub> = 1.89 V	1.4	_	—	V
		V <sub>DD</sub> = 2.25 V	1.8	_	—	V
		V <sub>DD</sub> = 3.63 V	2.5		—	V
Input Low Current	I <sub>IL</sub>		—	—	50	μA
Input High Current	I <sub>IH</sub>		—		50	μA
Weak Internal Input Pull-up Resistor	R <sub>PUP</sub>		—	75	—	kΩ
Weak Internal Input Pull-down Resistor	R <sub>PDN</sub>		—	75	—	kΩ
3-Level Input Pins			1 1		1	
Input Voltage Low	V <sub>ILL</sub>		_		0.15 x V <sub>DD</sub>	V
Input Voltage Mid	V <sub>IMM</sub>		$0.45 \times V_{DD}$	_	$0.55  ext{ x V}_{ ext{DD}}$	V
Input Voltage High	V <sub>IHH</sub>		0.85 x V <sub>DD</sub>	_	—	V
Input Low Current	I <sub>ILL</sub>	See note 3.	-20	_		μA
Input Mid Current	I <sub>IMM</sub>	See note 3.	-2	_	2	μA
Input High Current	I <sub>IHH</sub>	See note 3.		_	20	μA

2. Refers to Si5315B speed grade.



Table 2. DC Characteristics (Continued)  $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
LVCMOS Output Pins						
Output Voltage Low	V <sub>OL</sub>	I <sub>O</sub> = 2 mA V <sub>DD</sub> = 1.62 V	—	—	0.4	V
		I <sub>O</sub> = 2 mA V <sub>DD</sub> = 2.97 V	—	—	0.4	V
Output Voltage High	V <sub>OH</sub>	I <sub>O</sub> = -2 mA V <sub>DD</sub> = 1.62 V	V <sub>DD</sub> – 0.4	—	_	V
		I <sub>O</sub> = -2 mA V <sub>DD</sub> = 2.97 V	V <sub>DD</sub> – 0.4	—	_	V
Disabled Leakage Current	I <sub>OZ</sub>	$\overline{RST} = 0$	-100		100	μA
Single-Ended Reference Cl	ock Input Pin XA	(XB with Cap to Gnd)				
Input Resistance	XA <sub>RIN</sub>	XTAL/CLOCK = M	—	12	—	kΩ
Input Voltage Level Limits	XA <sub>VIN</sub>		0	—	1.2	V
Input Voltage Swing	XA <sub>VPP</sub>		0.5	—	1.2	V <sub>PP</sub>
Differential Reference Cloc	k Input Pins (XA/	XB)				
Input Resistance	XA/XB <sub>RIN</sub>	XTAL/CLOCK = M	—	12	_	kΩ
Differential Input Voltage Level Limits	XA/XB <sub>VIN</sub>		0	—	1.2	V
Input Voltage Swing	XA <sub>VPP</sub> /XB <sub>VPP</sub>		0.5	_	2.4	V <sub>PP</sub>



### Table 3. AC Characteristics

(V<sub>DD</sub> = 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%, T<sub>A</sub> = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Input Frequency	CKN <sub>F</sub>		0.008	_	644.53	MHz
CKINn Input Pins						
Input Duty Cycle (Minimum	CKN	Whichever is smaller <sup>1</sup>	40	_	60	%
Pulse Width)	CKN <sub>DC</sub>	whichever is smaller.	2			ns
Input Capacitance	CKN <sub>CIN</sub>			_	3	pF
Input Rise/Fall Time	CKN <sub>TRF</sub>	20–80% See Figure 2	—	—	11	ns
CKOUTn Output Pins						
Output Frequency (Output not	01/	Note 2	0.008	_	644.53	MHz
configured for CMOS or disable)	CK <sub>OF</sub>	Note 3	0.008		125	MHz
Maximum Output Frequency in CMOS Format	CKO <sub>FMC</sub>		—	—	161.13	MHz
Output Rise/Fall (20–80%) at 644.5313 MHz	CKO <sub>TRF</sub>	Output not configured for CMOS or disabled, see Figure 2	—	230	350	ps
Single Ended Output Rise/Fall (20–80%)	CKO <sub>TRF</sub>	CMOS Output V <sub>DD</sub> = 1.62 Cload = 5 pF	—	_	8	ns
		CMOS Output V <sub>DD</sub> = 2.97 Cload = 5 pF			2	ns
Output Duty Cycle Differential Uncertainty	СКО <sub>DC</sub>	100 Ω Load Line to Line Measured at 50% Point (not for CMOS)	_	_	±40	ps
LVCMOS Pins						
Input Capacitance	C <sub>in</sub>		—	_	3	pF
<ul> <li>Notes:</li> <li>1. Assumes N3 does not equal 2</li> <li>2. Refers to Si5315A speed grad</li> <li>3. Refers to Si5315B speed grad</li> </ul>	de.	, CKN <sub>DC</sub> = 50 μs.				



Table 3. AC Characteristics (Continued)  $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
LVCMOS Output Pins	•				L	
Rise/Fall Times	t <sub>RF</sub>	CLOAD = 20 pf See Figure 2		25	_	ns
LOSn Trigger Window	LOS <sub>TRIG</sub>	From last CKINn ↑ to internal detection of LOSn	_	—	750	μs
Time to Clear LOL after LOS Cleared	t <sub>CLRLOL</sub>	↓ LOS to ↓ LOL Assume Fold=Fnew, Stable XA-XB reference	_	10		ms
PLL Performance						
Output Clock Skew	t <sub>SKEW</sub>	↑ of CKOUTn to ↑ CKOUTn		_	100	ps
Phase Change Due to Temperature Variation	t <sub>TEMP</sub>	Maximum phase change from -40 to +85 °C	_	300	500	ps
Lock Time	t <sub>LOCKHW</sub>	↑ $\overrightarrow{RST}$ with valid CKIN to $\downarrow$ LOL; BW = 100 Hz		1200	_	ms
Closed Loop Jitter Peaking	J <sub>PK</sub>			0.05	0.1	dB
Jitter Tolerance	J <sub>TOL</sub>		See 4.2.3. "Jitter Toler- ance" on page 18.		ns pk- pk	
Minimum Reset Pulse Width	t <sub>RSTMIN</sub>		1	_	_	μs
Output Clock Initial Phase Step	t <sub>P_STEP</sub>	During clock switch CKIN $\geq$ 19.44 MHz	_	100	200	ps
Holdover Frequency Historical Averaging Time	t <sub>HISTAVG</sub>		_	6.7	_	sec
Holdover Frequency Historical Delay Time	t <sub>HISTDEL</sub>			26.2	_	ms
Spurious Noise	SP <sub>SPUR</sub>	Max spur @ n x f3 (n ≥ 1, n x f3 < 100 MHz)		-75	_	dBc

Notes:

1. Assumes N3 does not equal 1. IF N3 = 1,  $CKN_{DC} = 50 \ \mu s$ . 2. Refers to Si5315A speed grade.

3. Refers to Si5315B speed grade.



### Table 4. Jitter Generation

(V<sub>DD</sub> = 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%, T<sub>A</sub> = -40 to 85 °C)

Parameter	Symbol	Test Cond	dition <sup>1,2,3,4</sup> Min Typ		Max	GR-253 Spec	Unit	
		Measuremen t Filter (MHz)	DSPLL BW <sup>1</sup>					
		0.02-80	167 Hz <sup>5</sup>	_	0.483	0.628	N/A	ps <sub>rms</sub>
Jitter Gen OC-192	1	4–80	167 Hz <sup>5</sup>	—	0.302	0.392	N/A	ps <sub>rms</sub>
	J <sub>GEN</sub>	0.05–80	167 Hz <sup>5</sup>		0.467	0.607	1.0 ps <sub>rms</sub> (0.01 UI <sub>rms</sub>	ps <sub>rms</sub>
Jitter Gen OC-48		0.012–20	167 Hz <sup>5</sup>		0.470	0.611	4.02 ps <sub>rms</sub> (0.01 UI <sub>rms</sub> )	ps <sub>rms</sub>
Siller Gen OC-40	J <sub>GEN</sub>	0.012-20	111 Hz <sup>6</sup>		0.565	0.734	4.02 ps <sub>rms</sub> (0.01 UI <sub>rms</sub> )	ps <sub>rms</sub>
IEEE 802.3 GbE RMS Jitter	J <sub>GEN</sub>	1.875–20	83 Hz <sup>6</sup>		0.232	0.301		ps <sub>rms</sub>

#### Notes:

**1.** BWSEL [1:0] loop bandwidth settings provided in Table 9 on page 20.

- 2. 40 MHz fundamental mode crystal used as XA/XB input.
- **3.**  $V_{DD} = 2.5 V$

**4.**  $T_A = 85 \ ^{\circ}C$ 

 Si5315A test condition: f<sub>IN</sub> = 19.44 MHz, f<sub>OUT</sub> = 156.25 MHz, LVPECL clock input: 1.19 Vppd with 0.5 ns rise/fall time (20–80%), LVPECL clock output.

 Si5315B test condition: f<sub>IN</sub> =19.44 MHz, f<sub>OUT</sub> = 125 MHz, LVPECL clock input: 1.19 Vppd with 0.5 ns rise/fall time (20-80%), LVPECL clock output.





Figure 2. Rise/Fall Time Characteristics



### 1.1. Three-Level (3L) Input Pins (No External Resistors)



Figure 3. Three-Level Input Pins

Parameter	Symbol	Min	Мах			
Input Voltage Low	Vill	_	0.15 x V <sub>DD</sub>			
Input Voltage Mid	Vimm	0.45 x V <sub>DD</sub>	0.55 x V <sub>DD</sub>			
Input Voltage High	Vihh	0.85 x V <sub>DD</sub>	—			
Input Low Current	lill	-6 μA	_			
Input Mid Current	limm	-2 μA	2 μΑ			
Input High Current	lihh	—	6 µA			
<b>Note:</b> The above currents are the amount of leakage that the 3L inputs can tolerate from an external driver.						



### 1.2. Three-Level (3L) Input Pins (With External Resistors)



One of eight resistors from a Panasonic EXB-D10C183J (or similar) resistor pack

Figure 4. Three Level Input Pins

### Table 6. Three-Level Input Pins (With External Resistors)

Parameter	Symbol	Min	Мах			
Input Low Current	lill	–30 μA	_			
Input Mid Current	limm	–11 μA	–11 μA			
Input High Current	lihh	_	–30 μA			
<b>Note:</b> The above currents are the amount of leakage that the 3L inputs can tolerate from an external driver.						

- Any resistor pack may be used.
  - The Panasonic EXB-D10C183J is an example.
  - PCB layout is not critical.
- Resistor packs are only needed if the leakage current of the external driver exceeds the listed currents.
- If a pin is tied to ground or V<sub>DD</sub>, no resistors are needed.
- If a pin is left open (no connect), no resistors are needed.



### **Table 7. Thermal Characteristics**

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance Junction to Ambient	$\theta_{JA}$	Still Air	—	32	—	°C/W
Thermal Resistance Junction to Case	θ <sup>JC</sup>	Still Air	—	14	—	°C/W

### Table 8. Absolute Maximum Limits

Parameter	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to 3.8	V
LVCMOS Input Voltage	V <sub>DIG</sub>	–0.3 to (V <sub>DD</sub> + 0.3)	V
CKINn Voltage Level Limits	CKN <sub>VIN</sub>	0 to V <sub>DD</sub>	V
XA/XB Voltage Level Limits	XA <sub>VIN</sub>	0 to 1.2	V
Operating Junction Temperature	T <sub>JCT</sub>	–55 to 150	С
Storage Temperature Range	T <sub>STG</sub>	–55 to 150	С
ESD HBM Tolerance (100 pF, 1.5 kΩ); All pins except CKIN+/CKIN–		2	kV
ESD MM Tolerance; All pins except CKIN+/CKIN-		150	V
ESD HBM Tolerance (100 pF, 1.5 kΩ); CKIN+/CKIN–		750	V
ESD MM Tolerance; CKIN+/CKIN–		100	V
Latch-Up Tolerance		JESD78 Compli	ant
<b>Note:</b> Permanent device damage may occur if the Absolute Maximum restricted to the conditions as specified in the operation section rating conditions for extended periods of time may affect device	ns of this data s	-	



## 2. Typical Application Circuit



Figure 5. Si5315 Typical Application Circuit



### 3. System Level Overview

The Si5315 provides clock translation, jitter attenuation, and clock distribution for high-performance Synchronous Ethernet\* line card timing applications.

\*Note: The Si5315 supports SyncE EEC options 1 and 2 when paired with a timing card that implements the required wander filtering and Stratum 3 compliant reference clock. For detailed information, refer to "AN420: SyncE and IEEE 1588: Sync Distribution for a Unified Network".

The Si5315 provides clock translation, jitter attenuation, and clock distribution for high-performance Synchronous Ethernet line card timing applications. The device accepts two clock inputs ranging from 8 kHz to 644.53 MHz and generates two equal frequency, low jitter clock outputs ranging from 8 kHz to 644.53 MHz. For ease of use, the Si5315 is pin controlled to enable simple device configuration of frequency plans, PLL loop bandwidth, and input clock selection. The DSPLL locks to one of two input reference clocks and provides over 200 frequency translations to synchronize output clocks for Ethernet, SONET/SDH, and PDH line cards. The Si5315 implements internal state machines to control hitless switching between input clocks and holdover. Status alarms, loss of signal (LOS) and loss of lock (LOL) are provided on output pins to indicate a change in device status.

This device is designed for systems with line cards that are synchronized to a redundant, centralized telecom or Ethernet backplane. The Si5315 synchronizes to backplane clocks and generates a multiplied, jitter attenuated Ethernet/SONET/SDH clock or PDH clock. A typical system application is shown in Figure 6. The Si5315 translates a 19.44 MHz clock from the telecom backplane to an Ethernet or SONET/SDH clock frequency to the PHY and filters the jitter to ensure compliance with related ITU-T and Telcordia standards.







### 4. Functional Description



Figure 7. Detailed Block Diagram

### 4.1. Overview

The Si5315 is a jitter-attenuating precision clock multiplier for Synchronous Ethernet, SONET/SDH, and PDH (T1/E1) applications. The Si5315 accepts dual clock inputs ranging from 8 kHz to 644.53 MHz and generates two frequency-multiplied clock outputs ranging from 8 kHz to 644.53 MHz. The two input clocks are at the same frequency and the two output clocks are at the same frequency. The input clock frequency and clock multiplication ratio are selectable from a look up table of popular SyncE and T1/E1 rates.

The Si5315 is based on Silicon Laboratories' 3rd-generation DSPLL<sup>®</sup> technology, which provides any-frequency synthesis and jitter attenuation in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The Si5315 PLL loop bandwidth is selectable via the BWSEL[1:0] pins and supports a range from 60 to 8.4 kHz.

The Si5315 supports hitless switching between the two input clocks in compliance with ITU-T G.8262 and Telcordia GR-253-CORE and GR-1244-CORE. This feature greatly minimizes the propagation of phase transients to the clock outputs during an input clock transition (<200 ps typ). Manual and automatic revertive and non-revertive input clock switching options are available via the AUTOSEL input pin. The Si5315 monitors both input clocks for loss-of-signal and provides a LOS alarm when it detects missing pulses on either input clock. The device monitors the lock status of the PLL. The lock detect algorithm works by continuously monitoring the phase of the input clock in relation to the phase of the feedback clock. The Si5315 provides a holdover capability that allows the device to continue generation of a stable output clock when the selected input reference is lost.

The Si5315 has two differential clock outputs. The signal format of the clock outputs is programmable to support LVPECL, LVDS, CML, or CMOS loads. The second clock output can be powered down to minimize power consumption. For system-level debugging, a bypass mode is available which drives the output clock directly from the input clock, bypassing the internal DSPLL. The device operates from a single 1.8, 2.5, or 3.3 V supply.



### 4.2. PLL Performance

The Si5315 provides extremely low jitter generation, a well-controlled jitter transfer function, and high jitter tolerance due to the high level of integration.

### 4.2.1. Jitter Generation

Jitter generation is defined as the amount of jitter produced at the output of the device with a jitter free input clock. Generated jitter arises from sources within the VCO and other PLL components. Jitter generation is a function of the PLL bandwidth setting. Higher loop bandwidth settings may result in lower jitter generation, but may result in less attenuation of jitter that might be present on the input clock signal.

### 4.2.2. Jitter Transfer

Jitter transfer is defined as the ratio of output signal jitter to input signal jitter for a specified jitter frequency. The jitter transfer characteristic determines the amount of input clock jitter that passes to the outputs. The DSPLL technology used in the Si5315 provides tightly controlled jitter transfer curves because the PLL gain parameters are determined largely by digital circuits which do not vary over supply voltage, process, and temperature. In a system application, a well-controlled transfer curve minimizes the output clock jitter variation from board to board and provides more consistent system level jitter performance.

The jitter transfer characteristic is a function of the loop bandwidth setting. Lower bandwidth settings result in more jitter attenuation of the incoming clock, but may result in higher jitter generation. Figure 8 shows the jitter transfer curve mask.



Figure 8. PLL Jitter Transfer Mask/Template



### 4.2.3. Jitter Tolerance

Jitter tolerance is defined as the maximum peak-to-peak sinusoidal jitter that can be present on the incoming clock before the DSPLL loses lock. The tolerance is a function of the jitter frequency, because tolerance improves for lower input jitter frequency.

The jitter tolerance of the DSPLL is a function of the loop bandwidth setting. Figure 9 shows the general shape of the jitter tolerance curve versus input jitter frequency. For jitter frequencies above the loop bandwidth, the tolerance is a constant value  $A_{j0}$ . Beginning at the PLL bandwidth, the tolerance increases at a rate of 20 dB/decade for lower input jitter frequencies.



### Figure 9. Jitter Tolerance Mask/Template

The equation for the high frequency jitter tolerance can be expressed as a function of the PLL loop bandwidth (i.e., BW):

$$A_{j0} = \frac{5000}{BW}$$
 ns pk-pk

For example, the jitter tolerance when f<sub>in</sub> = 19.44 MHz, f<sub>out</sub> = 161.13 MHz and the loop bandwidth (BW) is 113 Hz:

$$A_{j0} = \frac{5000}{113} = 44.24 \text{ ns pk-pk}$$

### 4.2.4. Jitter Attenuation Performance

The Internal VCO uses the reference clock on the XA/XB pins as its reference for jitter attenuation. The XA/XB pins support either a crystal input or an input buffer single-ended or differential clock input, such that an external oscillator can become the reference source. In either case, the device accepts a wide margin in absolute frequency of the reference input. (See 5.5. "Holdover Mode" on page 32.) In holdover, the Si5315's output clock stability matches the reference supplied on the XA/XB pins. The external crystal or reference clock must be selected based on the stability requirements of the application if holdover is a key requirement.

However, care must be exercised in certain areas for optimum performance. For examples of connections to the XA/XB pins, refer to 7. "Crystal/Reference Clock Input" on page 38.



### 5. Frequency Plan Tables

For ease of use, the Si5315 is pin controlled to enable simple device configuration of the frequency plan and PLL loop bandwidth via a predefined look up table. The DSPLL has been optimized for each frequency multiplication and PLL loop bandwidth provided in Table 9 on page 20.

Many of the control inputs are three levels: High, Low, and Medium. High and Low are standard voltage levels determined by the supply voltage:  $V_{DD}$  and Ground. If the input pin is left floating, it is driven to nominally half of  $V_{DD}$ . Effectively, this creates three logic levels for these controls. See 1.2. "Three-Level (3L) Input Pins (With External Resistors)" on page 12 and 8. "Power Supply Filtering" on page 41 for additional information.

### 5.1. Frequency Multiplication Plan

The input to output clock multiplication is set by the 3-level FRQSEL[3:0] pins. The device provides a wide range of commonly used SyncE, SONET/SDH, and PDH frequency translations. The CKIN1 and CKIN2 inputs must be the same frequency as specified in Table 9. Both CKOUT1 and CKOUT2 outputs are at the same frequency.

### 5.1.1. PLL Loop Bandwidth Plan

The Si5315's loop bandwidth ranges from 60 Hz to 8.4 kHz. For each frequency multiplication, its corresponding loop bandwidth is provided in a simple look up table. (See Table 9 on page 20.) The loop bandwidth (BW) is digitally programmable using the 3-level BWSEL [1:0] and FRQTBL input pins.



Settir
Bandwidth
d Loop Band
ר and
ation
lltiplic
ik Mu
Cloo
s for
Table
ook Up T
Loo
Table 9.

	-		FROTRI	EROCEI		400	Hto internet	Loop Bandwidth Selection (Hz) BWSEI [1:0]	יוי-י מעעב	I [1-0]	
rlan #			ראשו שר	[3:0]	2						רח
,			-			5	MIL		LIM	2	E
-	0.008	0.008			257	60				I	
2	0.008	1.544	T	LLLM	257	09	Ι	Ι	Ι	I	-
с	0.008	2.048		ГГГН	257	60	1	1	I	I	I
4	0.008	8.192		LLML	257	60		1	I	I	I
5	0.008	19.44	_	LLMM	257	60		1	I	I	
9	0.008	25		LLMH	257	60		1	I	I	ļ
7	0.008	32.768		LLHL	257	60	1	1	I	I	
œ	0.008	34.368	Σ	LLLL	257	60		I	I	I	
თ	0.008	38.88	Z	LLLM	257	60		I	I	I	I
10	0.008	44.736	Z	LLLH	257	60		I	I	I	
11	0.008	51.84	M	LLML	257	60			1	1	
12	0.008	65.536	Σ	LLMM	257	I		1	I	I	
13	0.008	77.76	Z	LLMH	257	60		I	I	I	I
14	0.008	125	Z	LLHL	257	60		1	I	I	ļ
15	0.008	155.52	т	LLLL	257	60	1	I	I	I	I
16	0.008	156.25	т	LLLM	257	60	1	1	I	I	
17	0.008	311.04	т	ГГГН	257	60		I	I	I	
18	0.008	312.5	т	LLML	257	60	1	1	I	I	
19	0.008	622.08	т	LLMM	257	60		1	I	I	I
20	1.544	0.008		LLHM	257	60	1	1	I	I	I
21	1.544	1.544		ГГНН	I		6047	1451	359	179	89
22	1.544	2.048	_	LMLL	257	60		1	I	I	
23	1.544	8.192		LMLM	257	60	1	1	I	I	I
24	1.544	19.44		LMLH	257	60	1	1	I	I	
Notes: 1. F <sub>IN</sub> 2. Si5 3. Si5	F <sub>IN</sub> and F <sub>OUT</sub> frequency values may be Si5315A supports all frequency plans. Si5315B supports output frequency plar	equency valu ts all frequen ts output frec		F <sub>IN</sub> and F <sub>OUT</sub> frequency values may be rounded off. For exact multiplication ratios, please contact Silicon Labs. Si5315A supports all frequency plans. Si5315B supports output frequency plans up to 125 MHz.	exact multiplica	ttion ratios, p	lease contac	t Silicon Labs			



Table 9. Look Up Tables for Clock Multiplication and Loop Bandwidth Settings (Continued)

Plan #	fin	four	FRQTBL	FRQSEL		Loop	Loop Bandwidth Selection (Hz), BWSEL[1:0]	Selection (	Hz), BWSE	L[1:0]	
	(MHz)	(MHz)		[3:0]	R	ГН	ML	MM	ΗM	н	H
25	1.544	25	_	LMML	257	60	I	I	I	I	I
26	1.544	32.768		LMMM	257	60	I	I	I	I	I
27	1.544	34.368	Σ	LLHM	257	60		1	I	I	I
28	1.544	38.88	Σ	ГГНН	257	60	I	I	I	I	I
29	1.544	44.736	Σ	LMLL	257	60	I	I	I	I	I
30	1.544	51.84	Σ	LMLM	257	60	I	I	I	I	I
31	1.544	65.536	Σ	LMLH	257	1	I	I	I	I	I
32	1.544	77.76	Z	LMML	257	60	I	I	I	I	I
33	1.544	125	Σ	LMMM	257	60	I	I	I	I	I
34	1.544	155.52	т	LLMH	257	60	I	I	I	I	I
35	1.544	156.25	т	LLHL	257	60	I	I	I	I	I
36	1.544	311.04	т	LLHM	257	60					1
37	1.544	312.5	т	ГСНН	257	60	I	I	I	I	I
38	1.544	622.08	т	LMLL	257	60	I	I	I	I	I
39	2.048	0.008	_	LMMH	2089	485	240	59	I	I	I
40	2.048	1.544	_	LMHL	1037	242	119	I	I	I	I
41	2.048	2.048		LMHM			3949	959	238	118	59
42	2.048	8.192		LMHH		1	3949	959	238	118	59
43	2.048	19.44		LHLL		1	3946	958	238	118	59
44	2.048	25	_	LHLM	2087	485	240	I	I	I	I
45	2.048	32.768	_	ГНГН		1	3947	959	238	118	59
46	2.048	34.368	Σ	LMMH		8163	3935	958	238	118	I
47	2.048	38.88	Σ	LMHL			3946	958	238	118	59
48	2.048	44.736	Σ	LMHM		3983	1944	477	118	59	I
49	2.048	51.84	Σ	LMHH		1	3946	958	238	118	59
Notes: 1. F <sub>IN</sub> 2. Si5 3. Si5	and F <sub>OUT</sub> fr 315A suppoi 315B suppoi	equency valu rts all frequen rts output frec	les may be ro icy plans. tuency plans (	F <sub>IN</sub> and F <sub>OUT</sub> frequency values may be rounded off. For exact multiplication ratios, please contact Silicon Labs Si5315A supports all frequency plans. Si5315B supports output frequency plans up to 125 MHz.	exact multiplics	ation ratios, p	lease contact	Silicon Labs			



~
ਿੱਠ
ð
Ξ
2
÷
<b>_</b>
0
C
$\sim$
S
D
<u> </u>
Ŧ
9
õ
Ē
÷
σ
÷.
<u>&gt;</u>
Q
Ē
σ
ш
٩
ð
ŏ
4
σ
2
a
~
ō
÷Ĕ
a
ö
-
<u> </u>
÷
É
Ĕ
2
¥
σ
ŏ
ဗိ
<b>U</b>
5
ů
-
Ś
<u>e</u>
q
Ĥ
Q
5
_
ž
Q
Ö
<b>.</b>
0
<u>0</u>
0
ab

	f <sub>IN</sub>	four	FRQTBL	FRQSEL		Loop	Bandwidth	Selection (	Loop Bandwidth Selection (Hz), BWSEL[1:0]	L[1:0]	
	(MHz)	(MHz)		[3:0]	R	ГН	ML	MM	ΗW	Ŧ	HН
50	2.048	65.536	Σ	LHLL		8185	3940	958	238	118	I
51	2.048	77.76	Σ	LHLM			3946	958	238	118	59
52	2.048	125	Σ	ГНГН	1037	242	119	1	1	I	ļ
53	2.048	155.52	т	LMLM			3946	958	238	118	59
54	2.048	156.25	т	LMLH	1037	242	119	1	I	I	I
55	2.048	311.04	т	LMML		1	3946	958	238	118	59
56	2.048	312.5	т	LMMM	1037	242	119	1	1	I	ļ
57	2.048	622.08	т	LMMH		1	3946	958	238	118	59
58	8.192	0.008		LHML	2089	485	240	59	I	I	I
59	8.192	1.544		LHMM	1037	242	119	I	I	I	I
60	8.192	2.048		LHMH		1	6434	1541	381	190	95
61	8.192	8.192		LHHL			6434	1541	381	190	95
62	8.192	19.44	_	СННМ			3946	958	238	118	59
63	8.192	25		ГННН	2087	485	240	1	1	I	
64	8.192	32.768		MLLL			6431	1541	381	190	65
65	8.192	34.368	Σ	LHML	I	8163	3935	958	238	118	I
66	8.192	38.88	Σ	LHMM		1	3946	958	238	118	59
67	8.192	44.736	Σ	LHMH		3983	1944	477	118	59	l
68	8.192	51.84	Σ	LHHL		1	3946	958	238	118	59
69	8.192	65.536	Σ	LHHM			6411	1539	381	190	95
70	8.192	77.76	Σ	ГННН			3946	958	238	118	59
71	8.192	125	Þ	MLLL	1037	242	119	1	1	I	I
72	19.44	0.008		MLLM	1759	409	202	1	I	I	I
73	19.44	1.544		MLLH		2779	1362	335	83	I	I
74	19.44	2.048	_	MLML		3348	1638	402	100		I
Notes: 1. F <sub>IN 6</sub> 2. Si53	and F <sub>OUT</sub> free	F <sub>IN</sub> and F <sub>OUT</sub> frequency values may b Si5315A supports all frequency plans.	es may be rot cy plans.	F <sub>IN</sub> and F <sub>OUT</sub> frequency values may be rounded off. For exact multiplication ratios, please contact Silicon Labs Si5315A supports all frequency plans.	sxact multiplice	ation ratios, p	lease contac	t Silicon Labs	<i>i</i>		

\_\_\_\_



_
led
Ы
<b>nt</b>
ğ
SC
tin
šeti
Ę.
idt
ð
an
а С
Loo
Ţ
ano
n
atic
lic
ltipli
MuF
× Z
ŏ
Š
s fo
les
Tak
٩
Ч Ч
8
Э. Г
<u>e</u>
[ab
-

Plan #	fin	four	FRQTBL	FRQSEL		Loop	Bandwidth	Loop Bandwidth Selection (Hz), BWSEL[1:0]	(Hz), BWSE	:L[1:0]	
	(MHz)	(MHz)		[3:0]	L	ГН	ML	MM	ΗМ	нГ	Ħ
75	19.44	8.192	_	MLMM		3348	1638	402	100		1
76	19.44	19.44		MLMH			7706	1832	452	225	112
77	19.44	25		MLHL		2778	1362	335	83		I
78	19.44	32.768	_	MLHM			5022	1215	301	150	75
62	19.44	34.368	Σ	MLLM		5662	2749	672	167	83	1
80	19.44	38.88	Σ	MLLH			7703	1832	452	225	112
81	19.44	44.736	Σ	MLML		5653	2747	672	167	83	I
82	19.44	51.84	Σ	MLMM			7696	1832	452	225	112
83	19.44	65.536	Σ	MLMH	2618	607	300	74			I
84	19.44	77.76	Δ	MLHL			7696	1832	452	225	112
85	19.44	125	Σ	MLHM	3960	913	450	111			I
86	19.44	155.52	т	LMHL			7696	1832	452	225	112
87	19.44	156.25	т	LMHM	6003	1373	677	167			I
88	19.44	161.1328	т	LMHH	484	113					I
89	19.44	311.04	т	LHLL			7696	1832	452	225	112
06	19.44	312.5	т	LHLM	6003	1373	677	167			I
91	19.44	622.08	т	LHLH			7696	1832	452	225	112
92	19.44	644.5313	т	LHML	103						I
93	25	0.008	_	MLHH			7045	1681	415	207	103
94	25	1.544		MMLL	6741	1529	753	186			I
95	25	2.048	_	MMLM	1299	303	150				I
96	25	8.192		MMLH	6737	1529	753	186	1		I
67	25	19.44	_	MMML			6551	1568	387	193	96
98	25	25	_	MMMM			7615	1812	447	223	111
66	25	32.768	_	HMMM	6737	1529	753	186	1		I
Notes: 1. F <sub>IN</sub> 3. Si55	and F <sub>OUT</sub> fr 315A suppol 315B suppol	equency value rts all frequene rts output freq	es may be ro cy plans. uency plans (	F <sub>IN</sub> and F <sub>OUT</sub> frequency values may be rounded off. For exact multiplication ratios, please contact Silicon Labs. Si5315A supports all frequency plans. Si5315B supports output frequency plans up to 125 MHz.	sxact multiplica	ttion ratios, p	lease contaci	t Silicon Labs	<i>i</i> ô		



23

(Continued)	
<b>Settings</b>	
p Bandwidth	
n and Loop	
Multiplicatio	
s for Clock	
Up Tables	
Table 9. Look I	

\_

										1	
Plan #	fin	four	FRQTBL	FRQSEL		Loop	Loop Bandwidth Selection (Hz), BWSEL[1:0]	Selection (	Hz), BWSE	L[1:0]	
	(MHz)	(MHz)		[3:0]	LM	ГH	ML	MM	ΗM	F	Ŧ
100	25	34.368	Σ	MLHH	6722	1528	753	186	I	1	I
101	25	38.88	Σ	MMLL	6729	1529	753	186	I	1	
102	25	44.736	Σ	MMLM	1298	303	150	I	I	1	
103	25	50	т	HMLH		1	7880	1880	470	230	120
104	25	51.84	Σ	MMLH		7988	3846	936	232	116	
105	25	65.536	Σ	MMML	1298	303	150	1	1	1	
106	25	77.76	Σ	MMMM	6706	1528	753	186	I	I	I
107	25	125	Σ	MMMH		1	7606	1811	447	223	111
108	25	155.52	т	LHMM	1298	303	150	I	I	1	I
109	25	156.25	т	LHMH		1	7606	1811	447	223	111
110	25	161.1328	т	LHHL		1	6106	1468	363	181	06
111	25	311.04	т	LHHM	1298	303	150	I	1	I	I
112	25	312.5	т	LHHH		1	7606	1811	447	223	111
113	25	622.08	т	MLLL	1298	303	150	I	I	1	I
114	25	644.5313	т	MLLM		1	6106	1468	363	181	06
115	32.768	0.008		MMHL	2089	485	240	59	I	I	I
116	32.768	1.544	_	MMMM	1037	242	119	1	1	1	
117	32.768	2.048	_	HHMM		1	7187	1714	423	211	105
118	32.768	8.192	_	MHLL		1	7632	1816	448	223	111
119	32.768	19.44	_	MHLM		1	3946	958	238	118	59
120	32.768	25	_	MHLH	2087	485	240	1	I	1	I
121	32.768	32.768		MHML		1	7632	1816	448	223	111
122	32.768	34.368	Σ	MMHL		8163	3935	958	238	118	I
123	32.768	38.88	Σ	MMMM		1		958	238	118	59
124	32.768	44.736	Σ	HHMM		3983	1944	477	118	59	I
Notes: 1. F <sub>IN</sub> 2. Si5 3. Si5	l and F <sub>OUT</sub> fr <sup>i</sup> 3315A suppor 3315B suppor	F <sub>IN</sub> and F <sub>OUT</sub> frequency values may b Si5315A supports all frequency plans. Si5315B supports output frequency pl	es may be rou cy plans. uency plans u	F <sub>IN</sub> and F <sub>OUT</sub> frequency values may be rounded off. For exact multiplication ratios, please contact Silicon Labs. Si5315A supports all frequency plans. Si5315B supports output frequency plans up to 125 MHz.	exact multiplica	ttion ratios, p	lease contact	Silicon Labs			



Settings (Continued)
Loop Bandwidth
ltiplication and
Table 9. Look Up Table

Plan #	f <sub>IN</sub>	four	FRQTBL	FRQSEL		Loop	Bandwidth	Selection (Hz), BWSEL[1:0]	'Hz), BWSE	:L[1:0]	
	(MHz)	(MHz)		[3:0]	LΜ	LH	ML	MM	ΗW	Ч	표
125	32.768	51.84	Þ	MHLL			3946	958	238	118	59
126	32.768	65.536	Σ	MHLM			7604	1815	448	223	111
127	32.768	77.76	Σ	MHLH			3946	958	238	118	59
128	32.768	125	Σ	MHML	1037	242	119				
129	50	25		НННН			7880	1880	470	230	120
130	50	50	Σ	HMLH			2770	1850	466	230	110
131	77.76	0.008	_	MMMM	2089	485	240	59			
132	77.76	1.544	_	MHMH		2779	1362	335	83	I	
133	77.76	2.048		MHHL			6804	1626	402	200	100
134	77.76	19.44	_	MHHM			7905	1879	464	231	115
135	77.76	25	_	ННН		2778	1362	335	83	I	
136	77.76	34.368	Σ	MMMM			6798	1626	402	200	100
137	77.76	38.88	Σ	MHMH		I	7905	1879	464	231	115
138	77.76	44.736	Μ	MHHL			6756	1623	402	200	100
139	77.76	51.84	Þ	MHHM			7905	1879	464	231	115
140	77.76	65.536	Ø	ННН		2461	1208	298	74	I	
141	77.76	77.76	Σ	HLLL			7905	1879	464	231	115
142	77.76	125	Σ	HLLM	5336	1220	602	148			
143	77.76	155.52	т	MLLH			7905	1879	464	231	115
144	77.76	156.25	т	MLML	6003	1373	677	167			
145	77.76	161.1328	т	MLMM	484	113			I	I	
146	77.76	311.04	т	MLMH			7905	1879	464	231	115
147	77.76	312.5	т	MLHL	6003	1373	677	167			
148	77.76	622.08	т	MLHM			7905	1879	464	231	115
149	77.76	644.5313	т	MLHH	484	113	1		1		1
Notes: 1. F <sub>IN</sub> 2. Si5 3. Si5	and F <sub>OUT</sub> fr 315A suppol 315B suppol	equency value rts all frequene rts output freq	es may be rou cy plans. uency plans u	F <sub>IN</sub> and F <sub>OUT</sub> frequency values may be rounded off. For exact multiplication ratios, please contact Silicon Labs. Si5315A supports all frequency plans. Si5315B supports output frequency plans up to 125 MHz.	exact multiplica	ition ratios, p	lease contac	Silicon Labs			



	HH	103			96	115			I		I		115		115	113	I	115		113		I	111
-[1:0]	Ŧ	207			193	230				116			230		230	226		230		226			223
Hz), BWSEI	НМ	415	1		387	462	1	1	1	232	1	1	462	1	462	454	1	462	1	454	1	83	447
Selection (I	MM	1681	186	1	1568	1870	186	186	1	936	1	186	1870	1	1870	1839	1	1870	1	1839	59	335	1809
Loop Bandwidth Selection (Hz), BWSEL[1:0]	ML	7045	753	150	6551	7862	753	753	150	3846	150	753	7862	150	7862	7718	150	7862	150	7718	240	1362	7606
Loop E	F	1	1529	303		1	1528	1529	303	7988	303	1528	1	303		1	303	1	303		485	2779	
	LM		6741	1299		I	6722	6729	1298	I	1298	6706		1298		I	1298	I	1298		2089	I	1
FRQSEL	[3:0]	HLLL	HLLM	НГГН	HLML	HLMM	НГГН	HLML	HLMM	НМН	HLHL	НЦНМ	НГНН	MMLL	MMLM	MMLH	MMML	MMMM	MMMH	MMHL	НМН	HLHL	HLHM
FRQTBL		_		_			Σ	Σ	Σ	Σ	Σ	Σ	Σ	т	т	т	т	т	т	т	_		
four	(MHz)	0.008	1.544	2.048	19.44	25	34.368	38.88	44.736	51.84	65.536	77.76	125	155.52	156.25	161.1328	311.04	312.5	622.08	644.5313	0.008	1.544	2.048
fın	(MHz)	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	125	155.52	155.52	155.52
Plan #		150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171



F<sub>IN</sub> and F<sub>OUT</sub> frequency values may be rounded off. For exact multiplication ratios, please contact Silicon Labs.
 Si5315A supports all frequency plans.
 Si5315B supports output frequency plans up to 125 MHz.

115

231

464

1879

7905

I

HHHH

19.44 25

155.52

172

2778

83

115

231

464

335 1879

1362 7905

MHMM

т

77.76

155.52 155.52

174

Notes:

(Continu
Settings
Bandwidth
and Loop I
tiplication
Clock Mul
Tables for
9. Look Up
Table 9

Plan #	fin	four	FRQTBL	FRQSEL		Loop	Bandwidth	Loop Bandwidth Selection (Hz), BWSEL[1:0]	(Hz), BWSE	:L[1:0]	
	(MHz)	(MHz)		[3:0]	L	ГН	ML	MM	ΗW	нГ	Ŧ
175	155.52	125	т	HHMM	5336	1220	602	148			
176	155.52	155.52	т	MHLL			7905	1879	464	231	115
177	155.52	156.25	т	MHLM	6003	1373	677	167			
178	155.52	161.1328	т	MHLH	484	113		1			
179	155.52	311.04	т	MHML	I	1	7905	1879	464	231	115
180	155.52	312.5	т	MMMM	6003	1373	677	167			
181	155.52	622.08	т	MHMH			7905	1879	464	231	115
182	155.52	644.5313	т	MHHL	828	193	95				
183	156.25	0.008		HMLM	I		6123	1469	363	181	06
184	156.25	1.544		HMLH	1627	379	187		I		
185	156.25	2.048		HMML	322	75	I				
186	156.25	19.44		HMMM			4852	1172	290	145	72
187	156.25	25		HMMH	I	1	7835	1864	460	229	114
188	156.25	77.76	т	MHHM	1625	379	187	1			
189	156.25	125	т	ННН			7835	1864	460	229	114
190	156.25	155.52	т	HLLL	322	75	1			1	
191	156.25	156.25	т	HLLM	I		7835	1864	460	229	114
192	156.25	161.1328	т	НГГН			7718	1839	454	226	113
193	156.25	311.04	т	HLML	322	75	I		I	1	
194	156.25	312.5	т	HLMM			7835	1864	460	229	114
195	156.25	622.08	т	НМН	322	75					
196	156.25	644.5313	т	HLHL	I	1	7718	1839	454	226	113
197	161.1328	0.008	_	HMHL	225						
198	161.1328	1.544		MHMH	151	1	I			1	
199	161.1328	2.048	_	HHMH	225						
Notes: 1. <sub>Th</sub> 2. <sub>Sit</sub>	<sub>ν</sub> and F <sub>OUT</sub> fre 5315A suppor	∋quency valu∉ ts all frequenc	es may be rou by plans.	F <sub>IN</sub> and F <sub>OUT</sub> frequency values may be rounded off. For e Si5315A supports all frequency plans.	F <sub>IN</sub> and F <sub>OUT</sub> frequency values may be rounded off. For exact multiplication ratios, please contact Silicon Labs Si5315A supports all frequency plans.	tion ratios, p	lease contac	t Silicon Labs			



	포	I	I		106	103		I			I			115		113		
L[1:0]	Ŧ	I			212	207		1				I	I	231		226	1	
Hz), BWSE	ΗМ	I			426	416		I				101	108	463		454		
Selection (	MM	I	I		1721	1683		109				405	437	1875		1840	1	
Loop Bandwidth Selection (Hz), BWSEL[1:0]	ML	78	78	78	7179	7019	I	440	I	101	1	1650	1779	7886	95	7732	95	
Loop I	н	159	159	159	1	I	78	892	1	206	96	3373	3641	1	193	1	193	
	LM	679	678	678		I	332	3873	151	880	413	I	I		828		828	
		.		_		Ι.	_		~		Ι.	-	-	Ι.	-	Ι.	_	
FRQSEL	[3:0]	HHLL	ннгм	HLHM	НГНН	HMLL	HMLM	HMML	HMMM	ННСН	HHML	MMHH	нмнн	НННГ	нммн	HMHL	MHMH	
FRQTBL			L	т	т	т	т	т	т	-	_	_	_	_	т	т	т	
four	(MHz)	19.44	25	77.76	125	156.25	161.1328	312.5	644.5313	0.008	1.544	2.048	19.44	25	77.76	125	155.52	
fin	(MHz)	161.1328	161.1328	161.1328	161.1328	161.1328	161.1328	161.1328	161.1328	644.5313	644.5313	644.5313	644.5313	644.5313	644.5313	644.5313	644.5313	
Plan #		200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	



115

231

464

1880

7895

95

193

828 206 120

HHLM

т т

311.04

644.5313 644.5313 644.5313

218 219 220

エエエ

T

HHLL

161.1328

644.5313

217

115

231

464

1880

7895

MMHH

644.5313

644.5313

221 Notes:

312.5 622.08

HHML

1

F<sub>IN</sub> and F<sub>OUT</sub> frequency values may be rounded off. For exact multiplication ratios, please contact Silicon Labs.
 Si5315A supports all frequency plans.
 Si5315B supports output frequency plans up to 125 MHz.

### 5.2. PLL Self-Calibration

An internal self-calibration (ICAL) is performed before operation to optimize loop parameters and jitter performance. While the self-calibration is being performed, the DSPLL is being internally controlled by the self-calibration state machine. The LOL alarm will be active during ICAL. The self-calibration time t<sub>LOCKHW</sub> is given in Table 3, "AC Characteristics".

Any of the following events will trigger a self-calibration:

- Power-on-reset (POR)
- Release of the external reset pin RST (transition of RST from 0 to 1)
- Change in FRQSEL, FRQTBL, BWSEL, or XTAL/CLOCK pins
- Internal DSPLL registers out-of-range, indicating the need to relock the DSPLL

In any of the above cases, an internal self-calibration will be initiated if a valid input clock exists (no input alarm) and is selected as the active clock at that time. The external crystal or reference clock must also be present for the self-calibration to begin. If valid clocks are not present, the self-calibration state machine will wait until they appear, at which time the calibration will start. An output clock will be active while waiting for a valid input clock. The output clock frequency is based on the VCO range determine by FRQSEL and FRQTBL settings. This output clock will vary by  $\pm 20\%$ . If no output clock is desired prior to an ICAL, then the SFOUT pins should be kept at LM for 1.2 seconds until the output clock is stable.

After a successful self-calibration has been performed with a valid input clock, no subsequent self calibrations are performed unless one of the above conditions are met. If the input clock is lost following self-calibration, the device enters holdover mode. When the input clock returns, the device relocks to the input clock without performing a self-calibration.

### 5.2.1. Input Clock Stability during Internal Self-Calibration

An exit from reset must occur when the selected CKINn clock is stable in frequency with a frequency value that is within the device operating range. The other CKINs must also either be stable in frequency or squelched during a reset.

### 5.2.2. Self-Calibration caused by Changes in Input Frequency

If the selected CKINn varies by 500 ppm or more in frequency since the last calibration, the device may initiate a self-calibration.

### 5.2.3. Device Reset

Upon powerup, the device internally executes a power-on-reset (POR) which resets the internal device logic. The pin RST can also be used to initiate a reset. The device stays in this state until a valid CKINn is present, when it then performs a PLL Self-Calibration (See 5.2. "PLL Self-Calibration").

### 5.2.4. Recommended Reset Guidelines

Follow the recommended RESET guidelines in Table 10 when reset should be applied to a device.

Pin #	Si5315 Pin Name	Must Reset after Changing
2	FRQTBL	Yes
11	XTAL/CLOCK	Yes
22	BWSEL0	Yes
23	BWSEL1	Yes
24	FRQSEL0	Yes
25	FRQSEL1	Yes
26	FRQSEL2	Yes
27	FRQSEL3	Yes

### Table 10. Si5315 Pins and Reset



### 5.2.5. Hitless Switching with Phase Build-Out

Silicon Laboratories switching technology performs "phase build-out" to minimize the propagation of phase transients to the clock outputs during input clock switching. All switching between input clocks occurs within the input multiplexor and phase detector circuitry. The phase detector circuitry continually monitors the phase difference between each input clock and the DSPLL output clock,  $f_{OSC}$ . The phase detector circuitry can lock to a clock signal at a specified phase offset relative to  $f_{OSC}$  so that the phase offset is maintained by the PLL circuitry.

At the time a clock switch occurs, the phase detector circuitry knows both the input-to-output phase relationship for the original input clock and for the new input clock. The phase detector circuitry locks to the new input clock at the new clock's phase offset so that the phase of the output clock is not disturbed. The phase difference between the two input clocks is absorbed in the phase detector's offset value, rather than being propagated to the clock output.

The switching technology virtually eliminates the output clock phase transients traditionally associated with clock rearrangement (input clock switching). The Maximum Time Interval Error (MTIE) and maximum slope for clock output phase transients during clock switching are given in (Table 3, "AC Characteristics"). These values fall significantly below the limits specified in the ITU-T G.8262, Telcordia GR-1244-CORE, and GR-253-CORE requirements.

### 5.3. Input Clock Control

This section describes the clock selection capabilities (manual input selection, automatic input selection, hitless switching, and revertive switching). When switching between two clocks, LOL may temporarily go high if the two clocks differ in frequency by more than 100 ppm.

#### 5.3.1. Manual Clock Selection

Manual control of input clock selection is chosen via the CS\_CA pin according to Table 11 and Table 12.

AUTOSEL	Clock Selection Mode
L	Manual
М	Automatic non-revertive
Н	Automatic revertive

#### Table 11. Automatic/Manual Clock Selection

CS_CA	Si5315 AUTOSEL = L
0	CKIN1
1	CKIN2

### 5.3.2. Automatic Clock Selection

The AUTOSEL input pin sets the input clock selection mode as shown in Table 11. Automatic switching is either revertive or non-revertive. Setting AUTOSEL to M or H, changes the CS\_CA pin to an output pin that indicates the state of the automatic clock selection.

CS_CA	Active Clock
0	CKIN1
1	CKIN2



The prioritization of clock inputs for automatic switching is shown in Table 14. This priority is hardwired in the devices.

Priority	Input Clocks
1	CKIN1
2	CKIN2
3	Holdover

Table 14. Input Clock Priority for Auto Switching

At power-on or reset, the valid CKINn with the highest priority (1 being the highest priority) is automatically selected. If no valid CKINn is available, the device suppresses the output clocks and waits for a valid CKINn signal.

If the currently selected CKINn goes into an alarm state, the next valid CKINn in priority order is selected. If no valid CKINn is available, the device enters holdover.

Operation in revertive and non- revertive is different when a signal becomes valid:

Revertive (AUTOSEL = H): The device constantly monitors all CKINn. If a CKINn with a higher priority than the current active CKINn becomes valid, the active CKINn is changed to the CKINn with the highest priority. Non-revertive (AUTOSEL = M): The active clock does not change until there is an alarm on the active clock. The device will then select the highest priority CKINn that is valid. Once in holdover,

### 5.4. Alarms

Summary alarms are available to indicate the overall status of the input signals. Alarm outputs stay high until all the alarm conditions for that alarm output are cleared.

the device will switch to the first CKINn that becomes valid.

### 5.4.1. Loss-of-Signal

The device has loss-of-signal circuitry that continuously monitors CKINn for missing pulses. The LOS circuitry generates an internal LOSn\_INT output signal that is processed with other alarms to generate LOS1 and LOS2.

An LOS condition on CKIN1 causes the internal LOS1\_INT alarm to become active. Similarly, an LOS condition on CKINn causes the LOSn\_INT alarm to become active. Once a LOSn\_INT alarm is asserted on one of the input clocks, it remains asserted until that input clock is validated over a designated time period. The time to clear LOSn\_INT after a valid input clock appears is listed in Table 3, "AC Characteristics". If another error condition on the same input clock is detected during the validation time then the alarm remains asserted and the validation time starts over.

### 5.4.1.1. LOS Algorithm

The LOS circuitry divides down each input clock to produce an 8 kHz to 2 MHz signal. The LOS circuitry over samples this divided down input clock using a 40 MHz clock to search for extended periods of time without input clock transitions. If the LOS monitor detects twice the normal number of samples without a clock edge, a LOSn\_INT alarm is declared. Table 3, "AC Characteristics" gives the minimum and maximum amount of time for the LOS monitor to trigger.

#### 5.4.1.2. Lock Detect

The PLL lock detection algorithm indicates the lock status on the LOL output pin. The algorithm works by continuously monitoring the phase of the input clock in relation to the phase of the feedback clock. If the time between two consecutive phase cycle slips is greater than the retrigger time, the PLL is in lock. The LOL output has a guaranteed minimum pulse width as shown in (Table 3, "AC Characteristics"). The LOL pin is also held in the active state during an internal PLL calibration. The retrigger time is automatically set based on the PLL closed loop bandwidth (See Table 15).



PLL Bandwidth Setting (BW)	Retrigger Time (ms)
60–120 Hz	53
120–240 Hz	26.5
240–480 Hz	13.3
480–960 Hz	6.6
960–1920 Hz	3.3
1920–3840 Hz	1.66
3840–7680 Hz	0.833

### 5.5. Holdover Mode

If an LOS condition exists on the selected input clock, the device enters holdover. In this mode, the device provides a stable output frequency until the input clock returns and is validated. When the device enters holdover, the internal oscillator is initially held to its last frequency value. Next, the internal oscillator slowly transitions to a historical average frequency value that was taken over a time window of 6,711 ms in size that ended 26 ms before the device entered holdover. This frequency value is taken from an internal memory location that keeps a record of previous DSPLL frequency values. By using a historical average frequency, input clock phase and frequency transients that may occur immediately preceding loss of clock or any event causing holdover do not affect the holdover frequency. Also, noise related to input clock jitter or internal PLL jitter is minimized.

If a highly stable reference, such as an oven-controlled crystal oscillator, is supplied at XA/XB, an extremely stable holdover can be achieved. If a crystal is supplied at the XA/XB port, the holdover stability will be limited by the stability of the crystal; Table 3, "AC Characteristics" gives the specifications related to the holdover function.

### 5.5.1. Recovery from Holdover

When the input clock signal returns, the device transitions from holdover to the selected input clock. The device performs hitless recovery from holdover. The clock transition from holdover to the returned input clock includes "phase buildout" to absorb the phase difference between the holdover clock phase and the input clock phase. See Table 3, "AC Characteristics" for specifications.

### 5.6. PLL Bypass Mode

The Si5315 supports a PLL bypass mode in which the selected input clock is fed directly to both enabled output buffers, bypassing the DSPLL. Internally, the bypass path is implemented with high-speed differential signaling; however, this path is not a low jitter path and will see significantly higher jitter on CKOUT. In PLL bypass mode, the input and output clocks will be at the same frequency. PLL bypass mode is useful in a laboratory environment to measure system performance with and without the jitter attenuation provided by the DSPLL. The DSBL2\_BY pin is used to select the PLL Bypass Mode according to Table 16. Bypass mode is not supported for CMOS clock outputs (SFOUT = LH).

DSBL2/BYPASS	Function
L	CKOUT2 Enabled
М	CKOUT2 Disabled
Н	PLL Bypass Mode w/ CKOUT2 Enabled

### Table 16. DSBL2/BYPASS Pin Settings





Figure 10. Bypass Signal



### 6. High-Speed I/O

### 6.1. Input Clock Buffers

The Si5315 provides differential inputs for the CKINn clock inputs. These inputs are internally biased to a common mode voltage [see Table 2, "DC Characteristics"] and can be driven by either a single-ended or differential source. Figure 11 through Figure 14 show typical interface circuits for LVPECL, CML, LVDS, or CMOS input clocks. Note that the jitter generation improves for higher levels on CKINn (within the limits in Table 3, "AC Characteristics").

AC coupling the input clocks is recommended because it removes any issue with common mode input voltages. However, either ac or dc coupling is acceptable. Figures 11 and 12 show various examples of different input termination arrangements. Unused inputs can be left unconnected.



Figure 11. Differential LVPECL Termination



Figure 12. Single-ended LVPECL Termination





Figure 13. CML/LVDS Termination (1.8, 2.5, 3.3 V)





2.5 V 49.9 ohm Locate other components near Si5317

1.8 V 14.7 ohm Recalculate resistor values for other drive strengths

#### Additional Notes:

1. Attenuation circuit limits overshoot and undershoot.

2. Not to be used with non-square wave input clocks.

### Figure 14. CMOS Termination (1.8, 2.5, 3.3 V)



### 6.2. Output Clock Drivers

The Si5315 has a flexible output driver structure that can drive a variety of loads, including LVPECL, LVDS, CML, and CMOS formats. The signal format is selected for both CKOUT1 and CKOUT2 outputs using the SFOUT [1:0] pins. This modifies the output common mode and differential signal swing. See Table 2, "DC Characteristics" for output driver specifications. The SFOUT [1:0] pins are three-level input pins, with the states designated as L (ground), M (V<sub>DD</sub>/2), and H (V<sub>DD</sub>). Table 17 shows the signal formats based on the supply voltage and the type of load being driven.

SFOUT[1:0]	Signal Format
HL	CML
HM	LVDS
LH	CMOS
LM	Disabled
МН	LVPECL
ML	Low-swing LVDS
All Others	Reserved

Table 17. Output Signal Format Selection (SFOUT)



Figure 15. Typical Differential Output Circuit



### Figure 16. Typical CMOS Output Circuit (Tie CKOUTn+ and CKOUTn- Together)

For the CMOS setting (SFOUT = LH), both output pins drive single-ended in-phase signals. The CKOUT+/- can be externally shorted together for greater drive strength specified in Table 2, "DC Characteristics".




Figure 17. Disable CKOUTn Structure

The SFOUT [1:0] pins can also be used to disable both outputs. Disabling the output puts the CKOUTn+ and CKOUTn– pins in a high-impedance state relative to  $V_{DD}$  (common mode tri-state) while the two outputs remain connected to each other through a 200  $\Omega$  on-chip resistance (differential impedance of 200  $\Omega$ ). The maximum amount of internal circuitry is powered down, minimizing power consumption and noise generation. Recovery from the disable mode requires additional time as specified in Table 3, "AC Characteristics".



## 7. Crystal/Reference Clock Input

The device can use an external crystal or external clock as a reference. If an external clock is used, it must be ac coupled. With appropriate buffers, the same external reference clock can be applied to CKINn. Although the reference clock input can be driven single ended (See Figure 18), the best performance is with a crystal or low jitter, differential clock source. No external loading capacitors are required for normal crystal operation.



For 2.5 V operation, change 130  $\Omega$  to 82  $\Omega$ .





Figure 19. Sinewave External Reference Clock Input Example



Figure 20. Differential External Reference Clock Input Example



## 7.1. Crystal/Reference Clock Selection

The Si5315 requires either a low-jitter external oscillator or a low-cost fundamental mode crystal to be connected to its XA/XB pins. This serves both as a jitter reference for jitter attenuation and as a reference oscillator for stability during holdover. The frequency the reference is not directly related to either the input or the output clock frequencies. The range of the reference frequency is from 37 to 41 MHz. For recommendations on the selection of the reference frequency and a list of approved crystals, see the application note AN591 which can be downloaded from www.silabs.com/timing/.

In holdover, the DSPLL remains locked to this external reference. Any changes in the frequency of this reference when the DSPLL is in holdover will be tracked by the output of the device. Note that crystals can have temperature sensitivities. Table 18 shows how the XTAL/CLOCK pin is used to select between a crystal and an external oscillator.

XTAL/CLOCK	Туре
М	37–41 MHz external clock
L	40 MHz crystal

#### Table 18. XA/XB Reference Sources

Because the crystal is used as a jitter reference, rapid changes of the crystal temperature can temporarily disturb the output phase and frequency. For example, it is recommended that the crystal not be placed close to a fan that is being turned off and on. If a situation such as this is unavoidable, the crystal should be thermally isolated with an insulating cover.

#### 7.1.1. Reference Drift

During holdover, long-term and temperature related drift of the reference input result in a one-to-one drift of the output frequency. That is, the stability of the any-frequency output is identical to the drift of the reference frequency. This means that for the most demanding applications where the drift of a crystal is not acceptable, an external temperature compensated or ovenized oscillator will be required. Drift is not an issue unless the part is in holdover. Also, the initial accuracy of the reference oscillator (or crystal) is not relevant.



#### 7.1.2. Reference Jitter

Jitter on the reference input has a roughly one-to-one transfer function to the output jitter over the bandwidth ranging from 100 Hz up to 30 kHz. If a crystal is used on the XA/XB pins, the reference will have low jitter if a suitable crystal is in use. If the XA/XB pins are connected to an external reference oscillator, the jitter of the external reference oscillator may contribute significantly to the output jitter.

A typical reference input-to-output jitter transfer function is shown in Figure 21.



Jitter Transfer XA/XB Reference to CKOUT

Figure 21. Typical XA/XB Reference Jitter Transfer Function



## 8. Power Supply Filtering

This device incorporates an on-chip voltage regulator with excellent PSRR to power the device from a supply voltage of 1.8, 2.5, or 3.3 V. The device requires minimal supply decoupling and no stringent layout or ground plane islands. Internal core circuitry is driven from the output of this regulator while I/O circuitry uses the external supply voltage directly. Table 3, "AC Characteristics" gives the sensitivity of the on-chip oscillator to changes in the supply voltage. Refer to the Si5315 evaluation board for an example.

The center ground pad under the device must be electrically and thermally connected to the ground plane. See Figure 26, "Ground Pad Recommended Layout," on page 50.



Figure 22. Typical Power Supply Bypass Network



Figure 23. Fout = 155 MHz with 112 Hz Loop Bandwidth, 100 mVp-p Supply Noise



## 9. Typical Phase Noise Plots

The following is a typical phase noise plot. The clock input source was a Rohde and Schwarz model SML03 RF Generator. The spectrum analyzer was either an Agilent model E5052B, model E4400A or model JS-500. The Si5315 operates at 3.3 V with an ac coupled differential PECL output and an ac coupled differential sine wave input from the RF generator at 0 dBm. Note that, as with any PLL, the output jitter that is below the loop BW is caused by the jitter at the input clock, not the Si5315. Except as noted, loop BWs of 60 to 240 Hz were in use.

## 9.1. 10G LAN SyncE Example



	Frequency Plan					
	Fin=19.44 MHz Fout=156.25 MHz BW=167 Hz	Fin=19.44 MHz Fout=125 MHz BW=111 Hz	Fin=25 MHz Fout=156.25 MHz BW=111 Hz	Fin=25 MHz Fout=125 MHz BW=111 Hz		
Jitter Integration Filter Band	RMS Jitter (fs)					
IEEE802.3 (1.875 to 20 MHz)	232	240	251	240		
SONET OC-192 (20 kHz to 80 MHz)	483	575	525	550		
SONET OC-192 (4 to 80 MHz)	302	303	300	294		
SONET OC-192 (50 kHz to 80 MHz)	467	564	510	537		
SONET OC-48 (12 kHz to 20 MHz)	470	565	517	541		
SONET OC-3 (12 kHz to 5 MHz)	422	524	471	503		
BroadBand (800 Hz to 80 MHz)	511	584	533	557		



## 10. Pin Descriptions: Si5315



Pin assignments are preliminary and subject to change.

Pin #	Pin Name	I/O	Signal Level	Description
1	RST	I	LVCMOS	External Reset.
				Active low input that performs external hardware reset of device. Resets all internal logic to a known state. Clock out- puts are tristated during reset. After rising edge of RST sig- nal, the Si5315 will perform an internal self-calibration when a valid input signal is present. This pin has a weak pull-up.
2	FRQTBL	I	3-Level	Frequency Table Select.
				Selects frequency table. (Table 9 on page 20.)
				This pin has a weak pull-up and weak pull-down and defaults to M.
				Some designs may require an external resistor voltage divider when driven by an active device that will tri-state.
3	LOS1	0	LVCMOS	CKIN1 Loss of Signal.
				Active high loss-of-signal indicator for CKIN1. Once trig- gered, the alarm will remain active until CKIN1 is validated. 0 = CKIN1 present 1 = LOS on CKIN1
4	LOS2	0	LVCMOS	CKIN2 Loss of Signal.
				Active high loss-of-signal indicator for CKIN2. Once trig- gered, the alarm will remain active until CKIN2 is validated. 0 = CKIN2 present 1 = LOS on CKIN2

### Table 19. Si5315 Pin Descriptions



Pin #	Pin Name	I/O	Signal Level	Description
5, 10, 32	V <sub>DD</sub>	V <sub>DD</sub>	Supply	Supply.The device operates from a 1.8, 2.5, or 3.3 V supply. Bypass capacitors should be associated with the following V <sub>DD</sub> pins:5 $0.1  \mu F$ 10 $0.1  \mu F$ 32 $0.1  \mu F$ A 1.0 $\mu F$ should also be placed as close to device as is practical.
7 6	XB XA	Ι	Analog	<b>External Crystal or Reference Clock.</b> External crystal should be connected to these pins to use internal oscillator based reference. Crystal or reference clock selection is set by the XTAL/CLOCK pin.
8, 15,19, 20,31	GND	GND	Supply	<b>Ground.</b> Must be connected to system ground. Minimize the ground path impedance for optimal performance of this device.
9	AUTOSEL	I	3-Level	Manual/Automatic Clock Selection.Three level input that selects the method of input clock selection to be used.L = ManualM = Automatic non-revertiveH = Automatic revertiveThis pin has a weak pull-up and weak pull-down and defaults to M.Some designs may require an external resistor voltage divider when driven by an active device that will tri-state.
11	XTAL/CLOCK	I	3-Level	External Crystal or Reference Clock Rate. Three level input that selects the type and rate of external crystal or reference clock to be applied to the XA/XB port. This pin has both a weak pull-up and a weak pull-down and defaults to M. L = Crystal M = Clock (Default) H = Reserved Some designs may require an external resistor voltage divider when driven by an active device that will tri-state.
12 13	CKIN2+ CKIN2-	Ι		<b>Clock Input 2.</b> Differential input clock. This input can also be driven with a single-ended signal. Input frequency selected from a table of values. The same frequency must be applied to CKIN1 and CKIN2.

## Table 19. Si5315 Pin Descriptions (Continued)



Pin #	Pin Name	I/O	Signal Level	Description
14	DBL2_BY	I	3-Level	Output 2 Disable/Bypass Mode Control.
				Controls enable of CKOUT2 divider/output buffer path and
				PLL bypass mode.
				L = CKOUT2 enabled
				M = CKOUT2 disabled
				H = Bypass mode with CKOUT2 enabled. Bypass mode is not supported with CMOS clock outputs (SFOUT = LH).
				This pin has a weak pull-up and weak pull-down and defaults to M.
				Some designs may require an external resistor voltage
				divider when driven by an active device that will tri-state.
16	CKIN1+	I	Multi	Clock Input 1.
17	CKIN1–			Differential input clock. This input can also be driven with a single-ended signal. Input frequency selected from a table of values. The same frequency must be applied to CKIN1 and CKIN2.
18	LOL	0	LVCMOS	PLL Loss of Lock Indicator.
				This pin functions as the active high PLL loss of lock indica-
				tor.
				0 = PLL locked
				1 = PLL unlocked
21	CS_CA	I/O	LVCMOS	Input Clock Select/Active Clock Indicator.
				<ul> <li>Input: If manual clock selection mode is chosen (AUTOSEL = L), this pin functions as the manual input clock selector. This input is internally deglitched to prevent inadvertent clock switching during changes in the CS input state.</li> <li>0 = Select CKIN1 1 = Select CKIN2 If configured as input, must be set high or low.</li> <li>Output: If automatic clock selection mode is chosen (AUTOSEL = M or H), this pin indicates which of the two input clocks is currently the active clock. If alarms exist on both CKIN1 and CKIN2, indicating that the holdover state has been entered, CA will indicate the last active clock that was used before entering the hold state.</li> <li>0 = CKIN1 active input clock 1 = CKIN2 active input clock</li> </ul>
23	BWSEL1	Ι	3-Level	Loop Bandwidth Select.
22	BWSEL0			Three level inputs that select the DSPLL closed loop band- width. See Table 9 on page 20 for available settings.
				These pins have both weak pull-ups and weak pull-downs and default to M.
				Some designs may require an external resistor voltage divider when driven by an active device that will tri-state.





Pin #	Pin Name	I/O	Signal Level		Des	cription	
27	FRQSEL3	Ι	3-Level	Frequency	Frequency Select.		
26	FRQSEL2			Three level	Three level inputs that select the input clock and clock multi-		
25	FRQSEL1			plication rat	tio, depending on	the FRQTBL setting.	
24	FRQSEL0			These pins and default		pull-ups and weak pull-dow	vns
				Some desig	gns may require a	an external resistor voltage	
				divider whe	n driven by an ac	ctive device that will tri-state	ə.
29	CKOUT1-	0	Multi	Clock Outp			
28	CKOUT1+			table of valu pins. Outpu patible mod	ues. Output signa it is differential fo	a frequency selected from al format is selected by SFC r LVPECL, LVDS, and CML prmat, both output pins driv outputs.	DUT . com-
33	SFOUT0	Ι	3-Level	Signal For	mat Select.		
30	SFOUT1				voltage and diffe	t the output signal format ( rential swing) for both CKO	
					SFOUT[1:0]	Signal Format	
					НН	Reserved	
					HM	LVDS	
					HL	CML	
					MH	LVPECL	
					MM	Reserved	
					ML	LVDS—Low Swing	
					LH	CMOS	
					LM	Disable	
					LL	Reserved	
				These pins and default		pull-ups and weak pull-dow	vns
						an external resistor voltage ctive device that will tri-state	
34	CKOUT2-	0	Multi	Clock Outp	out 2.		
35	CKOUT2+			Differential output clock with a frequency selected from a table of values. Output signal format is selected by SFOUT pins. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs.			
36	NC			No Connec	ct.		
				Leave floating. Make no external connections to this pin for normal operation.			
GND	GND	GND	Supply	Ground Pa	d.		
PAD				-	l pad must provid to a ground plan	e a low thermal and electrice.	cal



Pin #	Si5315	Pull
1	RST	U
2	FRQTBL	U, D
9	AUTOSEL	U, D
11	XTAL/ CLOCK	U, D
14	DBL2_BY	U, D
21	CS_CA	U, D
22	BWSEL0	U, D
23	BWSEL1	U, D
24	FRQSEL0	U, D
25	FRQSEL1	U, D
26	FRQSEL2	U, D
27	FRQSEL3	U, D
30	SFOUT1	U, D
33	SFOUT0	U, D

### Table 20. Si5315 Pull-Up/Pull-Down



# 11. Ordering Guide

Ordering Part Number	Output Clock Freq Range	Pkg	ROHS6, Pb-Free	Temp Range
Si5315A-C-GM	8 kHz–644.53 MHz	36-Lead 6x6 mm QFN	Yes	–40 to 85 °C
Si5315B-C-GM	8 kHz–125 MHz	36-Lead 6x6 mm QFN	Yes	–40 to 85 °C
Si5315-EVB	8 kHz–644.53 MHz	Evaluation Board		
Note: Add an "R" at the	end of the device to denote t	ape and reel options (i.e.	, Si5315A-C-GMR).	



## 12. Package Outline: 36-Pin QFN

Figure 24 illustrates the package details for the Si5315. Table 21 lists the values for the dimensions shown in the illustration.



Figure 24. 36-Pin Quad Flat No-Lead (QFN)

Symbol	Millimeters		Symbol		Millimeters	5	
	Min	Nom	Max		Min	Nom	Ma
А	0.80	0.85	0.90	L	0.50	0.60	0.7
A1	0.00	0.02	0.05	θ		_	12
b	0.18	0.25	0.30	aaa		_	0.1
D		6.00 BSC		bbb		_	0.1
D2	3.95	4.10	4.25	CCC		_	0.0
е		0.50 BSC		ddd	—	—	0.1
Е		6.00 BSC		eee		—	0.0
E2	3.95	4.10	4.25			I	

#### Table 21. Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MO-220, variation VJJD.

**4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



## 13. PCB Land Pattern

Figure 25 illustrates the PCB land pattern for the Si5315. Figure 26 illustrates the recommended ground pad layout. Table 22 lists the land pattern dimensions.





Table 22.	PCB Land	l Pattern	Dimensions
-----------	----------	-----------	------------

Dimension	Min	Max		
е	0.50 E	BSC.		
E	5.42	REF.		
D	5.42	REF.		
E2	4.00	4.20		
D2	4.00	4.20		
GE	4.53	—		
GD	4.53	—		
Х	_	0.28		
Y	0.89 REF.			
ZE	— 6.31			
ZD	— 6.31			

#### Notes (General):

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on IPC-SM-782 guidelines.

**4.** All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

#### Notes (Solder Mask Design):

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be  $60 \ \mu m$  minimum, all the way around the pad.

#### Notes (Stencil Design):

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- **3.** The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.
- **4.** A 4 x 4 array of 0.80 mm square openings on 1.05 mm pitch should be used for the center ground pad.

#### Notes (Card Assembly):

- **1.** A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



# 14. Top Marking

## 14.1. Si5315 Top Marking (QFN)



## 14.2. Top Marking Explanation

Mark Method:	Laser	
Font Size:	0.80 mm Right-Justified	
Line 1 Marking:	Si5315Q	Customer Part Number Q = Speed Code: A, B See Ordering Guide for options.
Line 2 Marking:	C-GM	C = Product Revision G = Temperature Range –40 to 85 °C (RoHS6) M = QFN Package
Line 3 Marking:	YYWWRF	YY = Year WW = Work Week R = Die Revision F = Internal code Assigned by the Assembly House. Corresponds to the year and work week of the mold date.
Line 4 Marking:	Pin 1 Identifier	Circle = 0.75 mm Diameter Lower-Left Justified
	XXXX	Internal Code



# DOCUMENT CHANGE LIST

### **Revision 0.1 to Revision 0.2**

 Expanded/added numerous operating sections to initial data sheet

### **Revision 0.2 to Revision 0.25**

- Updated features and application list
- Updated Section 1. "Electrical Specifications"
- Added voltage regulator block to Figure 7
- Revised footnotes in Table 9
- Removed plan #203 from Table 9
- Removed Figure 17. Crystal Oscillator with Feedback Resistor diagram from Section 7. "Crystal/Reference Clock Input"
- Added XA/XB jitter transfer plot to Section 7. "Crystal/Reference Clock Input"
- Added PSRR transfer function plot to Section 8. "Power Supply Filtering"
- Updated Typical phase noise plot and RMS jitter table in Section 9. "Typical Phase Noise Plots"

### Revision 0.25 to Revision 0.26

 Corrected Section 11. "Ordering Guide" Output Clock Frequency Range for Si5315B-C-GM to 8 kHz–125 MHz.

### Revision 0.26 to Revision 1.0

- Updated Table 2 on page 4.
- Updated Table 3 on page 8.
- Updated Table 7 on page 13.
- Moved "Typical Application Circuit" to page 14.
- Added reference to AN591.
- Bypass mode not supported with CMOS outputs.
- Changed G.8262 compliance language.
- Added frequency plans 103, 129, and 130.



# **CONTACT INFORMATION**

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

