PWD13F60



High-density power driver high voltage full bridge with integrated gate driver Datasheet - production data



Features

- Power system-in-package integrating gate drivers and high-voltage power MOSFETs
 - Low $R_{DS(on)}$ = 320 m Ω
 - BV_{DSS} = 600 V
- Suitable for operating as
 - Full bridge
 - Dual independent half bridges
- Wide driver supply voltage down to 6.5 V
- UVLO protection on supply voltage
- 3.3 V to 15 V compatible inputs with hysteresis and pull-down
- Interlocking function to prevent cross conduction
- Internal bootstrap diode
- Outputs in phase with inputs
- Very compact and simplified layout
- Flexible, easy and fast design

Applications

- Motor drivers for industrial and home appliances
- Factory automation
- Fans and pumps
- HID, ballasts
- Power supply units
- DC-DC and DC-AC converters

Description

The PWD13F60 is a high-density power driver integrating gate drivers and four N-channel power MOSFETs in dual half bridge configuration.

The integrated power MOSFETs have low $R_{DS(on)}$ of 320 m Ω and 600 V drain-source breakdown voltage, while the embedded gate drivers high side can be easily supplied by the integrated bootstrap diode. The high integration of the device allows to efficiently drive loads in a tiny space.

The PWD13F60 device accepts a supply voltage (V_{CC}) extending over a wide range and is protected by means of low-voltage UVLO detection on the supply voltage.

The input pins extended range allows an easy interfacing with microcontrollers, DSP units or Hall effect sensors.

The device is available in a compact VFQFPN package.

November 2017

DocID030865 Rev 2

This is information on a product in full production.

1/26

Contents

1	Block diagram	
2	Pin connection diagram and description	
	Pin list	
3	Electrical data6	
	3.1 Absolute maximum ratings 6	
	3.2 Recommended operating conditions	
	3.3 Thermal data	
4	Electrical characteristics8	
	4.1 Driver	
	4.2 Power MOSFET	
5	Device characterization values10	
6	Functional description15	
	6.1 Logic inputs 15	
	6.2 Bootstrap structure 16	
	6.3 V _{CC} supply pins and UVLO function	
7	Typical application diagram 17	
8	Package information	
	8.1 VFQFPN 10 x 13 x 1.0 mm package information	
9	Suggested footprint	
10	Ordering information	
11	Revision history	



1 Block diagram







Pin connection diagram and description 2



Figure 2. Pin connection (top view)



Pin list

No.	Name	Туре	Function
3, 4, 17, 18, EPAD2	VS	Power supply	High-voltage supply (high side MOSFET drains)
13, 14, 15, 16, EPAD5	OUT1	Power output	Half bridge 1 output
27, 28, 1, 2, EPAD1	OUT2	Power output	Half bridge 2 output
12, EPAD4	SENSE1	Power supply	Half bridge 1 sense (low side MOSFET source)
26, EPAD7	SENSE2	Power supply	Half bridge 2 sense (low side MOSFET source)
5	BOOT1	Power supply	Gate driver 1 high side supply voltage
19	BOOT2	Power supply	Gate driver 2 high side supply voltage
9	VCC1	Power supply	Gate driver 1 supply voltage
23	VCC2	Power supply	Gate driver 2 supply voltage
7, 10, 11, EPAD3	GND1	Power supply	Gate driver 1 ground
20, 24, 25, EPAD6	GND2	Power supply	Gate driver 2 ground
6	LIN1	Logic input	Logic input of low side MOSFET 1
8	HIN1	Logic input	Logic input of high side MOSFET 1
21	LIN2	Logic input	Logic input of low side MOSFET 2
22	HIN2	Logic input	Logic input of high side MOSFET 2

Table 1. Pin description



3 Electrical data

3.1 Absolute maximum ratings

		Absolute maximum ratings		
Symbol	Parameter	Test condition	Value	Unit
V _{DS}	MOSFET drain-to- source voltage	T _J = 25 °C	600	V
V_{CC1}, V_{CC2}	Drivers supply voltage	-	-0.3 to 19	V
V _{CCx-SENSEx}	VCC to SENSE pin voltage	-	-0.3 to 19	V
V _{BOOTx}	Bootstrap voltage	-	GNDx -0.3 to 600	V
V _{BO1} , V _{BO2}	BOOTx to OUTx pin voltage	-	-0.3 to 19	V
		DC at T _{CB} = 25 °C ⁽¹⁾	8	Α
I _D	Drain current (per MOSFET)	DC at T _{CB} = 100 °C ⁽¹⁾ , ⁽²⁾	6.9	А
		Peak at T _{CB} = 25 °C ⁽¹⁾ , ⁽²⁾ , ⁽³⁾	32	А
L	Source-drain diode	DC at T_{CB} = 25 °C ⁽¹⁾	8	А
I _{SD}	current (per diode)	Peak at T _{CB} = 25 °C ⁽¹⁾ , ⁽²⁾ , ⁽³⁾	32	А
SR _{out}	Full bridge outputs slew rate (10% - 90%)	(2)	40	V/ns
V _i	Logic inputs voltage range	-	-0.3 to 15	V
TJ	Junction temperature	-	-40 to 150	°C
Τ _s	Storage temperature	-	-40 to 150	°C
D	Total power	T_{CB} = 25 °C for each MOSFET	450	W
P _{tot}	dissipation ⁽⁴⁾	T_{amb} = 25 °C, JEDEC board ⁽⁵⁾ , ⁽⁶⁾	6.9	W

Table 2. Absolute maximum ratings

1. T_{CB} is temperature of case bottom pad.

2. Characterized, not tested in production.

3. The value specified by the design factor, pulse duration limited by max. junction temperature and SOA.

4. Value calculated basing on thermal resistance, power uniformly distributed over the four power MOSFETs, still air.

5. The device mounted on a FR4 2s2p board as JESD51-5/7.

6. Actual applicative board max. dissipation could be higher or lower depending on the layout and cooling techniques.



3.2 Recommended operating conditions

Table 3. Recommended operating conditions	
---	--

Symbol	Parameter	Test condition	Min.	Max.	Unit
V_{CC1}, V_{CC2}	Driver supply voltage	-	6.5 ⁽¹⁾	-	V
$V_{BO1,} V_{BO2}$	BOOTx to OUTx pin voltage	-	6.5 ⁽¹⁾	-	V
VS	High-voltage supply	-	-	480	V
TJ	Junction temperature	-	-40	125	°C

The integrated gate driver can work with V_{CC} as low as V_{CC_thON}. Higher supply voltage allows decreasing the MOSFETs R_{DS(on)}.

3.3 Thermal data

Symbol	Parameter	Value	Unit
R _{th(J-CB)}	Thermal resistance junction to each MOSFET exposed pad, typ.	1.1	°C/W
R _{th(J-A)}	Thermal resistance junction to ambient ⁽¹⁾	18	°C/W

Table 4. Thermal data

1. The junction to ambient thermal resistance is obtained simulating the device mounted on a FR4 2s2p board as the JESD51-5/7 with power dissipation uniformly distributed over the four power MOSFETs.



4 Electrical characteristics

4.1 Driver

 V_{CCx} = 15 V; T_J = 25 °C, unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Low supply	voltage section				•	•
V _{CC_hys}	V _{CC} UV hysteresis	-	0.2	0.4	0.6	V
V _{CC_thON}	V _{CC} UV turn ON threshold	-	5.7	6.1	6.5	V
V_{CC_thOFF}	V _{CC} UV turn OFF threshold	-	5.3	5.7	6.1	V
I _{qccu}	Undervoltage quiescent supply current	V _{CC} = 4.5 V	-	140	190	μA
I _{qcc}	Quiescent current	HINx = GND; LINx = 5 V	-	270	350	μA
Bootstrapp	ed supply voltage section			•		
I _{QBO}	V _{BO} quiescent current	V _{BO} = 15 V LINx = GND; HINx = 5 V	-	60	97	μA
Ι _{LK}	Bootstrap leakage current	$V_{OUTx} = V_{BOOTx} = VS = 600 V;$ VCC = LINx = HINx = GND	-	-	1	μA
R _{BD(on)}	Bootstrap driver on-resistance ⁽¹⁾	LIN = 5 V	-	120	-	Ω
Logic input	'S					
V _{il}	Logic level low threshold voltage	-	0.80	-	1.10	V
V _{ih}	Logic level high threshold voltage	-	1.90	-	2.30	V
l _{ih}	Logic '1' input bias current	LINx = HINx = 15 V	30	40	65	μA
l _{il}	Logic '0' input bias current	LINx = HINx = GND	-	-	1	μA

Table 5. Driver section electrical characteristics

1. R_{BD(on)} is tested in the following way:

 $\mathsf{R}_{\mathsf{BD}(\mathsf{on})} = \left[(\mathsf{V}_{\mathsf{CC}} - \mathsf{V}_{\mathsf{BOOTa}}) - (\mathsf{V}_{\mathsf{CC}} - \mathsf{V}_{\mathsf{BOOTb}}) \right] / \left[\mathsf{I}_{\mathsf{a}} - \mathsf{I}_{\mathsf{b}} \right]$

Where: I_a is the BOOT pin current when $V_{BOOT} = V_{BOOTa}$; I_b is the BOOT pin current when $V_{BOOT} = V_{BOOTb}$.



4.2 Power MOSFET

 V_{CCx} = 15 V; T_J = 25 °C, unless otherwise specified.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
MOSFET	on/off states	·	•	•		
V _{(BR)IDSS}	Drain-source breakdown voltage	$I_{\rm D} = 1 {\rm mA}^{(1)}$	600	-	-	v
I _{DSS}	Zero gate voltage drain current	V _{DS} = 600 V	-	-	1	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A^{(1)}$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	I _D = 3 A; V _{GS} = 10 V	-	0.32	0.425	Ω
MOSFET	avalanche	·				
I _{AS}	Avalanche current, repetitive or not repetitive	Pulse width limited by T _J max. ⁽¹⁾	-	-	3	А
E _{AS}	Single pulse avalanche energy	Starting T _J = 25 °C, I _D = I _{AS} , VDD = 50 V ⁽¹⁾	-	-	162	mJ
Source-di	rain diode	·				
V_{SD}	Diode forward on voltage	LINx = GND; HINx = GND; I _{SD} = 3 A	-	0.8	1.25	v

Table 6. Power MOSFE	T electrical characteristics
----------------------	------------------------------

1. Tested at the wafer level before packaging.



5 Device characterization values

Table 7, *Table 8* and electrical characteristics curves (from *Figure 4* to *Figure 12*) contained in this section represent typical values based on characterization and simulation results.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
MOSFET dy	namic					
Qg	Total gate charge	$V_{GS} = 10 \text{ V}, \text{ T}_{J} = 25 \text{ °C}$ $V_{DS} = 480 \text{ V}, \text{ I}_{D} = 3 \text{ A}$	-	26	-	nC
Source-drain	n diode					
t _{rr}	Diode reverse recovery time	I _{SD} = 3 A,	-	93	-	ns
Q _{rr}	Diode reverse recovery charge	VS = 100 V,	-	376	-	nC
I _{RRM}	Diode reverse recovery current	di/dt = 100 A/µs, T _J = 25 °C	-	8.1	-	А

Table 7. Power MOSFET

Table 8. Inductive load switching characteristics

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _(on) ⁽¹⁾	Turn-on time		-	280	-	ns
t _{C(on)} ⁽²⁾	Crossover time (on)		-	75	-	ns
$t_{(off)}^{(1)}$	Turn-off time	VS = 300 V,	-	360	-	ns
$t_{C(off)}^{(2)}$	Crossover time (off)	V _{CC} = V _{BO} = 15 V, I _{OUT} = 3 A, T _J = 25 °C,	-	105	-	ns
E _{on}	Turn-on switching losses	see Figure 3	-	115	-	μJ
E _{off}	Turn-off switching losses		-	35	-	μJ
DT	Suggested minimum dead time		-	-	270	ns

1. $t_{(on)}$ and $t_{(off)}$ include the propagation delay time of the internal driver.

2. $t_{C(on)}$ and $t_{C(off)}$ are the switching times of the MOSFET itself under the internally given gate driving conditions.





Figure 3. Switching time and losses definition















Figure 12. Static source-drain diode forward characteristics



6 Functional description

6.1 Logic inputs

The PWD13F60 has four logic inputs to independently control the high side and low side internal MOSFETs.

An interlocking feature is offered to avoid undesired simultaneous turn on of of both HS and LS MOSFETs within the same channel (see *Table 9*).

HINx	LINx	HSx	LSx
0	0	OFF	OFF
0	1	OFF	ON
1	0	ON	OFF
1	1	OFF	OFF

Table 9	. Truth table
---------	---------------

The logic inputs have internal pull-down resistors. The purpose of these resistors is to pull logic inputs low in case, for example, there is an interruption in the logic lines or the controller outputs are in tri-state condition. In this case the gate driver outputs are set to the low level and the corresponding MOSFETs are turned off.



6.2 Bootstrap structure

Bootstrap circuitry is typically used to supply the high-voltage section. This function is normally accomplished by a high-voltage fast recovery diode (see *Figure 13* a).

In the PWD13F60 a patented integrated structure replaces the external diode. It is realized by the series of the low-voltage diode and a high-voltage DMOS, driven synchronously with the low side driver (LVG), as shown in *Figure 13* b. An internal bootstrap provides the DMOS driving voltage. The integrated diode structure is actively turned on and guarantees the best performance when the low side driver is on.

In those applications whose control strategy requires recharging the bootstrap capacitor also when the low side driver is off, the use of an external bootstrap diode in parallel to the integrated structure is possible.





6.3 V_{CC} supply pins and UVLO function

The VCCx supply pin supplies the current to the low side section of the gate driver as well as to the integrated bootstrap diode used to charge the bootstrap capacitor. During outputs commutations the average current used to provide gate charge to the high side and low side MOSFETs flow through these pins.

The two pins VCC1 and VCC2 separately supply power to the two drivers even if usually are connected together at the power supply in the final application.

The PWD13F60 supply voltages (V_{CCx}) are continuously monitored by an undervoltage lockout (UVLO) circuitry that turns the high side and low side MOSFETs off when the supply voltage goes below the V_{CC_thOFF} threshold. The UVLO circuitry turns on the MOSFET, accordingly to the LIN and HIN status, as soon as the supply voltage goes above the V_{CC_thON} voltage. A V_{CC_hys} hysteresis is provided for the noise rejection purpose.

Two separate UVLO circuitries are provided to monitor V_{CC1} and V_{CC2} . When a UVLO occurs on a single rail, only the related half bridge MOSFETs are turned off.



7 Typical application diagram



Figure 14. Typical application



8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

8.1 VFQFPN 10 x 13 x 1.0 mm package information

The package outline CAD file is available upon request.



Figure 15. VFQFPN 10 x 13 x 1.0 mm package outline (drawing top and side view)





Figure 16. VFQFPN 10 x 13 x 1.0 mm package outline (bottom view drawing)



	VFQFPN 10 x 13 x 1.0 mm package mechanical data Dimensions (mm)		
Symbol	Min.	Тур.	Max.
А	0.80	0.85	0.90
A1	0.00	-	0.05
A3		0.20	
b	0.15	0.25	0.35
b1	0.20	0.30	0.40
D	9.90	10.00	10.10
E	12.90	13.00	13.10
D1		0.70	
D2	2.52	2.62	2.72
D3	3.29	3.39	3.49
D4		0.25	
D5	4.12	4.22	4.32
D6		0.58	
D7	3.40	3.50	3.60
D8	3.59	3.69	3.79
D9		0.68	
E1		0.30	
E2	2.50	2.60	2.70
E3	3.47	3.57	3.67
E4		0.25	
E5	3.30	3.40	3.50
E6	2.67	2.77	2.87
E7	1.04	1.14	1.24
E8	0.005	-	0.09
L	0.35	0.40	0.45
e		0.65	
e1	3.45		
aaa	0.10		
bbb	0.10		
CCC	0.10		
ddd		0.05	
eee	0.08		
N ⁽¹⁾	28		

Table 10. VFQFPN 10 x 13 x 1.0 mm	package mechanical data
-----------------------------------	-------------------------

1. N is the total number of terminals.



Note: Dimensioning and tolerances conform to the ASME Y14.5-1994.

All dimensions are in millimeters.

The package is mechanically symmetrical by 180 degree rotation. Please refer to the pin1 identifier for the correct orientation.

A variable pitch is applied on leads. Please refer to Figure 17 for the detailed lead position. The leads size is comprehensive of the thickness of the leads finishing material. Dimensions do not include the mold protrusion, not to exceed 0.15 mm. Package outline exclusive of metal burr dimensions.









Figure 18. VFQFPN 10 x 13 x 1.0 mm package dimensions – large pads details



9 Suggested footprint

The PWD13F60 footprint for the PCB layout is usually defined based on several design factors as assembly plant technology capabilities and board component density. For easy device usage and evaluation, ST provides the following footprint design, which is suitable for the largest variety of PCBs.

The following footprint indicates the copper area which should be free from the solder mask, while the copper area shall extend beyond the indicated areas especially for the EPAD1, EPAD2, EPAD5. To aid thermal dissipation, it is recommended to add thermal vias under these EPADs to transfer and dissipate device heat to the other PCB copper layers. A PCB layout example is available with the PWD13F60 evaluation board.

As for the package outline, also the suggested footprint CAD file is available upon request.



Figure 19. Suggested footprint (top view drawing)





Figure 20. Suggested footprint detailed dimensions (top view drawing)



10 Ordering information

Order code	Package	Packaging
PWD13F60	VFQFPN 10 x 13 x 1.0 mm	Tray
PWD13F60TR	VFQFPN 10 x 13 x 1.0 mm	Tape and reel

11 Revision history

Date	Revision	Changes
20-Jul-2017	1	Initial release.
		Updated document status to Datasheet - production data.
02-Nov-2017	2	Updated values and test conditions in <i>Table 3 on page 7</i> , <i>Table 5 on page 8</i> , and <i>Table 6 on page 9</i> . Minor modifications throughout document.

Table 12. Document revision history



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved

