# **PSMN015-110P**

## N-channel TrenchMOS SiliconMAX standard level FET

Rev. 02 — 6 October 2009

**Product data sheet** 

## 1. Product profile

## 1.1 General description

SiliconMAX standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

#### 1.2 Features and benefits

- Low conduction losses due to low on-state resistance
- Simple gate drive required due to low gate charge

### 1.3 Applications

■ DC-to-DC convertors

Switched-mode power supplies

#### 1.4 Quick reference data

Table 1. Quick reference

$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{DS}$	drain-source voltage	T <sub>j</sub> ≥ 25 °C; T <sub>j</sub> ≤ 175 °C	-	-	110	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	I <sub>D</sub>	drain current		-	-	75	Α
$\begin{array}{c} Q_{GD} & \text{gate-drain charge} & V_{GS} = 10 \text{ V}; \ I_D = 75 \text{ A}; \\ V_{DS} = 80 \text{ V}; \ T_j = 25 \text{ °C}; \\ \text{see } \hline \text{Figure } 11 \\ \\ \hline \textbf{Static characteristics} \\ \hline R_{DSon} & \text{drain-source on-state} \\ \text{resistance} & V_{GS} = 10 \text{ V}; \ I_D = 25 \text{ A}; \\ \hline T_j = 25 \text{ °C}; \text{ see } \hline \text{Figure } 9 \\ \hline \end{array} \qquad \begin{array}{c} 35 \\ \hline - \\ 12 \\ \hline \end{array} \qquad \begin{array}{c} \text{nC} \\ \hline \end{array}$	P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; see <u>Figure 2</u>	-	-	300	W
$V_{DS} = 80 \text{ V; } T_j = 25 \text{ °C;}$ $\text{Static characteristics}$ $R_{DSon}  \text{drain-source on-state}  V_{GS} = 10 \text{ V; } I_D = 25 \text{ A;}  \text{-}  12  15  \text{m}\Omega$ $T_j = 25 \text{ °C; see Figure 9}$	Dynamic characteristics						
$R_{DSon}$ drain-source on-state $V_{GS} = 10 \text{ V}; I_D = 25 \text{ A};$ - 12 15 $m\Omega$ resistance $T_j = 25 \text{ °C};$ see Figure 9	$Q_{GD}$	gate-drain charge	$V_{DS} = 80 \text{ V}; T_j = 25 \text{ °C};$	-	35	-	nC
resistance $T_j = 25 \text{ °C}$ ; see Figure 9	Static ch	aracteristics					
	R <sub>DSon</sub>		T <sub>j</sub> = 25 °C; see <u>Figure 9</u>	-	12	15	mΩ



2 of 13

### N-channel TrenchMOS SiliconMAX standard level FET

## **Pinning information**

Table 2. **Pinning information** 

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate		_
2	D	drain	mb	D
3	S	source		$G \longrightarrow \overline{A}$
3 mb	D	mounting base; connected to drain	1 2 3	mbb076 S
			SOT78 (TO-220AB)	

#### **Ordering information** 3.

Table 3. **Ordering information** 

**Product data sheet** 

Type number	Package					
	Name	Description	Version			
PSMN015-110P	TO-220AB	plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB	SOT78			

## 4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DS}$	drain-source voltage	T <sub>j</sub> ≥ 25 °C; T <sub>j</sub> ≤ 175 °C	-	110	V
$V_{DGR}$	drain-gate voltage	$T_j \le 175$ °C; $T_j \ge 25$ °C; $R_{GS} = 20$ kΩ	-	110	V
$V_{GS}$	gate-source voltage		-20	20	V
$I_D$	drain current	$V_{GS} = 10 \text{ V}; T_{mb} = 25 \text{ °C}; \text{ see } \frac{\text{Figure 1}}{\text{1}} \text{ and } \frac{3}{\text{2}}$	-	75	Α
		V <sub>GS</sub> = 10 V; T <sub>mb</sub> = 100 °C; see <u>Figure 1</u>	-	60.8	Α
I <sub>DM</sub>	peak drain current	$t_p \le 10 \ \mu s$ ; pulsed; $T_{mb} = 25 \ ^{\circ}C$ ; see Figure 3	-	240	Α
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; see <u>Figure 2</u>	-	300	W
T <sub>stg</sub>	storage temperature		-55	175	°C
Tj	junction temperature		-55	175	°C
Source-dr	ain diode				
Is	source current	T <sub>mb</sub> = 25 °C	-	75	Α
I <sub>SM</sub>	peak source current	$t_p \le 10 \ \mu s$ ; pulsed; $T_{mb} = 25 \ ^{\circ}C$	-	240	Α
Avalnche	ruggedness				
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	$V_{GS}$ = 10 V; $T_{j(init)}$ = 25 °C; $I_D$ = 36 A; $V_{sup}$ ≤ 50 V; unclamped; $t_p$ = 0.11 ms; $R_{GS}$ = 50 $\Omega$	-	320	mJ




Fig 1. Normalized continuous drain current as a function of mounting base temperature





Fig 2. Normalized total power dissipation as a function of mounting base temperature


PSMN015-110P\_2 © NXP B.V. 2009. All rights reserved.



## 5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	see Figure 4	-	-	0.5	K/W
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	t	-	60	-	K/W



6 of 13

## **Characteristics**

Table 6. Characteristics

**Product data sheet** 

	Onaracteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	aracteristics					
V <sub>(BR)DSS</sub>	drain-source	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = -55 °C$	99	-	-	V
	breakdown voltage	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = 25 °C$	110	-	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = 25 °C; see <u>Figure 8</u>	2	3	4	V
		$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = 175 °C; see <u>Figure 8</u>	1	-	-	V
		$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = -55 °C; see <u>Figure 8</u>	-	-	4.4	V
I <sub>DSS</sub>	drain leakage current	$V_{DS} = 100 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	0.05	10	μΑ
		$V_{DS} = 100 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175 \text{ °C}$	-	-	500	μΑ
I <sub>GSS</sub>	gate leakage current	$V_{GS} = 20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	2	100	nA
		$V_{GS} = -20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	2	100	nA
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}; T_j = 175 °C;$ see Figure 9 and 10	-	32.4	40.5	mΩ
		$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}; T_j = 25 ^{\circ}\text{C};$ see Figure 9 and 10	-	12	15	mΩ
Dynamic	characteristics					
Q <sub>G(tot)</sub>	total gate charge	$I_D = 75 \text{ A}; V_{DS} = 80 \text{ V}; V_{GS} = 10 \text{ V};$	-	90	-	nC
$Q_{GS}$	gate-source charge	T <sub>j</sub> = 25 °C; see <u>Figure 11</u>	-	20	-	nC
$Q_{GD}$	gate-drain charge		-	35	-	nC
C <sub>iss</sub>	input capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$	-	4900	-	pF
C <sub>oss</sub>	output capacitance	$T_j = 25$ °C; see <u>Figure 12</u>	-	390	-	pF
C <sub>rss</sub>	reverse transfer		-	220	-	pF
	capacitance		_			
		$V_{DS} = 50 \text{ V}; R_L = 1.8 \Omega; V_{GS} = 10 \text{ V};$	-	25	-	ns
t <sub>d(on)</sub>	capacitance	$V_{DS} = 50 \text{ V}; R_L = 1.8 \Omega; V_{GS} = 10 \text{ V};$ $R_{G(ext)} = 5.6 \Omega; T_j = 25 \text{ °C}$			-	ns ns
t <sub>d(on)</sub> t <sub>r</sub>	capacitance turn-on delay time		- - -	25		
d(on) r d(off)	capacitance turn-on delay time rise time		-	25 65	-	ns
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub>	capacitance turn-on delay time rise time turn-off delay time		- - -	25 65 95	-	ns ns
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Source-d	capacitance turn-on delay time rise time turn-off delay time fall time		- - -	25 65 95	-	ns ns
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub>	capacitance turn-on delay time rise time turn-off delay time fall time rain diode	$R_{G(ext)} = 5.6 \Omega$ ; $T_j = 25 ^{\circ}C$ $I_S = 25 ^{\circ}A$ ; $V_{GS} = 0 ^{\circ}V$ ; $T_j = 25 ^{\circ}C$ ;	- - -	25 65 95 50	-	ns ns ns




Fig 5. Sub-threshold drain current as a function of gate-source voltage




Fig 7. Transfer characteristics: drain current as a function of gate-source voltage; typical values

 $T_i = 25^{\circ} C$  and  $175^{\circ} C$ ;  $V_{DS} > I_D \times R_{DSon}$ 

V<sub>GS</sub> (V)




Fig 6. Output characteristics: drain current as a function of drain-source voltage; typical values




Fig 8. Gate-source threshold voltage as a function of junction temperature




Fig 9. Drain-source on-state resistance as a function of drain current; typical values




Fig 10. Normalized drain-source on-state resistance factor as a function of junction temperature





Fig 11. Gate-source voltage as a function of gate charge; typical values



 $V_{GS} = 0V; f = 1MHz$ 

Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values

PSMN015-110P\_2 © NXP B.V. 2009. All rights reserved.




Fig 13. Source current as a function of source-drain voltage; typical values

## 7. Package outline




Fig 14. Package outline SOT78 (TO-220AB)

PSMN015-110P\_2 © NXP B.V. 2009. All rights reserved.

SC-46

3-lead TO-220AB

SOT78

08-04-23

08-06-13

**PSMN015-110P** 

11 of 13

### N-channel TrenchMOS SiliconMAX standard level FET

## **Revision history**

#### Table 7. **Revision history**

**Product data sheet** 

Document ID	Release date	Data sheet status	Change notice	Supersedes			
PSMN015-110P_2	20091006	Product data sheet	-	PSMN015_110P-01			
Modifications:  • The format of this data sheet has been redesigned to comply with the new idequidelines of NXP Semiconductors.							
<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>							
PSMN015_110P-01	20040108	Product data sheet	-	-			

## 9. Legal information

#### 9.1 Data sheet status

Document status [1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 9.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

#### 10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

PSMN015-110P 2 © NXP B.V. 2009. All rights reserved.

## 11. Contents

1	Product profile	.1
1.1	General description	.1
1.2	Features and benefits	.1
1.3	Applications	.1
1.4	Quick reference data	.1
2	Pinning information	.2
3	Ordering information	.2
4	Limiting values	.3
5	Thermal characteristics	.5
6	Characteristics	.6
7	Package outline	10
8	Revision history	11
9	Legal information	12
9.1	Data sheet status	12
9.2	Definitions	12
9.3	Disclaimers	12
9.4	Trademarks	12
10	Contact information	12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

